EPM9320RC208-20 vs EPM9320GC280-20 비교
다음의 상세 나란히 비교: EPM9320RC208-20 제조: Altera 및 EPM9320GC280-20 제조: Altera. 주요 사양, 전기적 파라미터, 패키징, 수명 주기 상태, 가격 및 재고를 비교하여 설계 요구 사항에 가장 적합한 부품을 결정하십시오.
사양 비교
| 파라미터 | EPM9320RC208-20 | EPM9320GC280-20 |
|---|---|---|
| 브랜드 | Altera | Altera |
| 카테고리 | FPGA & CPLD | FPGA & CPLD |
| 수명 주기 상태 | Obsolete | Obsolete |
| 재고 상태 | In Stock | In Stock |
| 단가 (USD) | $21.90 | $67.00 |
| Family | MAX 9000 | MAX 9000 |
| Device Type | CPLD (Complex Programmable Logic Device) | CPLD (Complex Programmable Logic Device) |
| Macrocells | 320 | 320 |
| Logic Array Blocks (LABs) | 20 | 20 (16 macrocells each, typical for MAX 9000) |
| Usable Gates | 6,000 | 6000 (approx.) |
| Maximum I/O Pins | 132 | — |
| Propagation Delay (tPD max) | 20 ns | — |
| Supply Voltage (VCCINT) | 4.75 V to 5.25 V | — |
| Programming Technology | EEPROM, in-system programmable (ISP) | — |
| Boundary-Scan Interface | IEEE Std. 1149.1 (JTAG) | — |
| 동작 온도 | 0 °C to 70 °C (commercial) | [DATA_NEEDED: operating temperature grade] |
| 패키지 | 208-RQFP, exposed pad (208-BFQFP) | 280-pin Ceramic Pin Grid Array (CPGA) |
| 실장 유형 | Surface Mount | Through-Hole (PGA socket) |
| Architecture | Multiple Array Matrix (MAX), 3rd generation | — |
| Process Technology | CMOS, 5.0 V EEPROM | — |
| Reprogrammability | Yes, unlimited ISP cycles | — |
| Maximum Operating Frequency | — | 100 MHz (internal counter) |
| Propagation Delay (tpd) | — | 23 ns (approx., -20 speed grade) |
| Supply Voltage (VCC) | — | 4.75 V to 5.25 V (5 V nominal) |
| Technology | — | CMOS EEPROM |
| In-System Programmability | — | Yes (5.0-V ISP via JTAG) |
| JTAG Support | — | IEEE Std. 1149.1 compliant |
| RoHS 상태 | — | unknown |
| Configuration Memory | — | EEPROM (non-volatile, instant-on) |