EP2A15B724C vs EP2A15B724C7 Pengandingan

Pengandingan Sisi Kiri Sisi Kanan Terperinci EP2A15B724C disebabkan oleh Altera dan EP2A15B724C7 disebabkan oleh Altera. Bandingkan spesifikasi utama, parameter elektrik, pakej, status kehidupan, harga, dan keupayaan untuk menentukan komponen terbaik untuk keperluan disenjaya anda.

Pengandingan Spesifikasi

Parametr EP2A15B724C EP2A15B724C7
Merek Altera Altera
Kategori FPGA & CPLD FPGA & CPLD
Status Lingkungan Hidup Obsolete Obsolete
Family APEX II APEX II
Logic Elements (LEs) 16,640 —
Maximum User I/O Pins 492 —
Embedded RAM 425,984 bits —
Kemasan 724-Ball FCBGA (FineLine BGA) 724-BBGA, FCBGA (35 mm x 35 mm)
Process Technology 0.18 micron CMOS 0.15 um all-layer copper
Maximum System Gates Up to 1.5M gates (family-level) —
Embedded System Blocks (ESBs) Configurable as dual-port RAM / ROM / FIFO —
Interconnect MultiTrack, deterministic —
I/O Standards LVTTL, LVCMOS, LVDS, PCI, GTL+ (family-level) —
PLLs Yes (family-level, up to 4 per device) —
Suhu Operasi [DATA_NEEDED: operating temperature grade] 0 C to 85 C (TJ)
Jenis Pemasangan Surface Mount (BGA) Surface Mount (BGA)
Aras MSL [DATA_NEEDED: MSL rating] —
Status RoHS [DATA_NEEDED: RoHS compliance] unknown
Speed Grade C (per suffix; specific speed bin [DATA_NEEDED]) C7 (per part suffix)
JTAG / Configuration IEEE 1149.1 JTAG; passive serial / PS configuration supported (family-level) —
Manufacturer — Altera (acquired by Intel)
System Gates — 600,000
Logic Elements / Cells — 16,640
Total RAM Bits — 425,984
Number of I/O — 492
Core Voltage — 1.425 V to 1.575 V
Maximum Internal Frequency — 500 MHz
LVDS Support — True-LVDS up to 1 Gbps
Interface Standards — True-LVDS, LVPECL, PCML, HyperTransport
Configuration Modes — Passive Serial, Passive Parallel, JTAG

Laporan Datasheet & Sumber

Lihat Semua Produk Buat BOQ Minta Bao Harga