EPM3512AQC210-10 vs EPM3256AQC208-10 Pengandingan

Pengandingan Sisi Kiri Sisi Kanan Terperinci EPM3512AQC210-10 disebabkan oleh Altera dan EPM3256AQC208-10 disebabkan oleh Altera. Bandingkan spesifikasi utama, parameter elektrik, pakej, status kehidupan, harga, dan keupayaan untuk menentukan komponen terbaik untuk keperluan disenjaya anda.

Pengandingan Spesifikasi

Parametr EPM3512AQC210-10 EPM3256AQC208-10
Merek Altera Altera
Kategori FPGA & CPLD FPGA & CPLD
Status Lingkungan Hidup NRND Obsolete
Family MAX 3000A MAX 3000A
Device Type CPLD (Complex Programmable Logic Device) —
Logic Macrocells 512 —
Logic Array Blocks (LABs) 16 (32 macrocells each) —
Maximum User I/O Pins 172 —
Speed Grade -10 (10 ns tPD) —
Pin-to-Pin Propagation Delay (tPD1, max) 10 ns —
Maximum Operating Frequency (fCNT) 125 MHz —
Supply Voltage - Core (VCCINT) 3.3 V —
Supply Voltage - I/O (VCCIO) 3.3 V or 2.5 V —
Input Voltage Tolerance 5.0 V tolerant —
Programmable Technology EEPROM (in-system programmable) —
Programming Interface JTAG (IEEE 1149.1) / ISP IEEE 1149.1 JTAG (ISP)
Kemasan PQFP-210 208-BFQFP (PQFP, Gull Wing)
Suhu Operasi 0C to +70C (commercial) 0 °C to +70 °C (Commercial)
Jenis Pemasangan Surface Mount Surface Mount
Status RoHS [DATA_NEEDED: rohs_compliance_status] [DATA_NEEDED: RoHS status]
Logic Family — CMOS (EEPROM-based)
Macrocells — 256
Usable Gates — 5,000
User I/Os — 161
Bilangan Pin — 208
Pin-to-Pin Propagation Delay — 10 ns
Counter Frequency (max) — 227.3 MHz
Supply Voltage (VCCINT) — 3.3 V
I/O Tolerance — MultiVolt 2.5 V / 3.3 V / 5.0 V tolerant
PCI-SIG Compliance — Yes (speed grades -4, -5, -6, -7, -10)
Global Clock Networks — 4 (CLK, CLR, OE, GCLK)

Laporan Datasheet & Sumber

Lihat Semua Produk Buat BOQ Minta Bao Harga