EPM5192LC-25 vs EPM5192LC-M091A Pengandingan

Pengandingan Sisi Kiri Sisi Kanan Terperinci EPM5192LC-25 disebabkan oleh Altera dan EPM5192LC-M091A disebabkan oleh Altera. Bandingkan spesifikasi utama, parameter elektrik, pakej, status kehidupan, harga, dan keupayaan untuk menentukan komponen terbaik untuk keperluan disenjaya anda.

Pengandingan Spesifikasi

Parametr EPM5192LC-25 EPM5192LC-M091A
Merek Altera Altera
Kategori FPGA & CPLD FPGA & CPLD
Status Lingkungan Hidup Obsolete Obsolete
Product Type CPLD (Complex Programmable Logic Device) —
Family MAX 5000 —
Macrocells 192 192
Logic Elements 192 (1 macrocell ≈ 1 LE in MAX 5000 architecture) —
Pin-to-Pin Delay (tPD) 25 ns —
Speed Grade -25 (25 ns) —
Kemasan JLCC-84 (ceramic J-lead chip carrier) LC (custom pin-grid / customer-specific, M091A designation)
Jenis Pemasangan Surface Mount —
Programmable Technology UV-erasable / OTP (EPROM-based) —
Programming Interface JTAG / Altera programming hardware (legacy) —
Suhu Operasi 0C to +70C (commercial) [DATA_NEEDED: operating temperature grade]
Tegangan Pemberi Arus 5 V (typical, MAX 5000) —
I/O Standard TTL-compatible —
Configuration Memory Non-volatile EPROM (on-chip) Non-volatile EPROM (UV-erasable)
Manufacturer Altera Corporation (now Intel PSG) —
Status RoHS Unknown (legacy ceramic package typically non-RoHS) [DATA_NEEDED: RoHS status for EPM5192LC-M091A]
Device Family — MAX 5000 EPLD
User I/O Pins — 64
Dedicated Inputs — 7
Logic Array Blocks (LABs) — 12
Global Clock Inputs — 1
Propagation Delay (tpd) — 55 ns (typical, MAX 5000 family)
Supply Voltage (Vcc) — 5 V
Technology — UV-erasable CMOS, EPROM-based
Interconnect — Programmable Interconnect Array (PIA)
Kiraan Pin — [DATA_NEEDED: pin count of LC-M091A package]
Development Tool — Altera MAX+PLUS II (legacy)

Laporan Datasheet & Sumber

Lihat Semua Produk Buat BOQ Minta Bao Harga