EPM9320RC208-20 vs EPM9320GC280-20 Pengandingan

Pengandingan Sisi Kiri Sisi Kanan Terperinci EPM9320RC208-20 disebabkan oleh Altera dan EPM9320GC280-20 disebabkan oleh Altera. Bandingkan spesifikasi utama, parameter elektrik, pakej, status kehidupan, harga, dan keupayaan untuk menentukan komponen terbaik untuk keperluan disenjaya anda.

Pengandingan Spesifikasi

Parametr EPM9320RC208-20 EPM9320GC280-20
Merek Altera Altera
Kategori FPGA & CPLD FPGA & CPLD
Status Lingkungan Hidup Obsolete Obsolete
Family MAX 9000 MAX 9000
Device Type CPLD (Complex Programmable Logic Device) CPLD (Complex Programmable Logic Device)
Macrocells 320 320
Logic Array Blocks (LABs) 20 20 (16 macrocells each, typical for MAX 9000)
Usable Gates 6,000 6000 (approx.)
Maximum I/O Pins 132 —
Propagation Delay (tPD max) 20 ns —
Supply Voltage (VCCINT) 4.75 V to 5.25 V —
Programming Technology EEPROM, in-system programmable (ISP) —
Boundary-Scan Interface IEEE Std. 1149.1 (JTAG) —
Suhu Operasi 0 °C to 70 °C (commercial) [DATA_NEEDED: operating temperature grade]
Kemasan 208-RQFP, exposed pad (208-BFQFP) 280-pin Ceramic Pin Grid Array (CPGA)
Jenis Pemasangan Surface Mount Through-Hole (PGA socket)
Architecture Multiple Array Matrix (MAX), 3rd generation —
Process Technology CMOS, 5.0 V EEPROM —
Reprogrammability Yes, unlimited ISP cycles —
Maximum Operating Frequency — 100 MHz (internal counter)
Propagation Delay (tpd) — 23 ns (approx., -20 speed grade)
Supply Voltage (VCC) — 4.75 V to 5.25 V (5 V nominal)
Technology — CMOS EEPROM
In-System Programmability — Yes (5.0-V ISP via JTAG)
JTAG Support — IEEE Std. 1149.1 compliant
Status RoHS — unknown
Configuration Memory — EEPROM (non-volatile, instant-on)

Laporan Datasheet & Sumber

Lihat Semua Produk Buat BOQ Minta Bao Harga