EPM5192ALC84-20 vs EPM5192AJC84-15 Comparação

Comparação detalhada lado a lado de EPM5192ALC84-20 por Altera e EPM5192AJC84-15 por Altera. Compare especificações principais, parâmetros elétricos, encapsulamento, status do ciclo de vida, preços e disponibilidade para determinar o melhor componente para os requisitos do seu projeto.

Comparação de especificações

Parâmetro EPM5192ALC84-20 EPM5192AJC84-15
Marca Altera Altera
Categoria FPGA & CPLD FPGA & CPLD
Status do ciclo de vida Obsolete Obsolete
Status do estoque In Stock In Stock
Preço unitário (USD) $19,40 $18,95
Device Type UV-Erasable/OTP Complex PLD (EPLD) EPLD (Erasable Programmable Logic Device)
Series Altera MAX 5000 —
Macrocells 192 192
Process Technology CMOS CMOS EPROM
Speed Grade -20 (20 ns pin-to-pin delay) —
Encapsulamento 84-pin PLCC (Plastic Leaded Chip Carrier) 84-pin PLCC (J84C) windowed ceramic
Terminal Pitch 1.270 mm —
Terminal Form J-bend —
Package Code QCCJ (PLCC-84) —
Package Shape Square —
Temperature Grade Commercial —
Programming Method UV-erase + EPROM (One-Time-Programmable option) UV-erase + EPROM programming (windowed package)
Logic Family MAX 5000 EPLD —
I/O Compatibility TTL-compatible —
Tipo de montagem Surface Mount (PLCC socket-compatible) Surface Mount
Configuration Memory EPROM (UV-erasable) —
Status RoHS [DATA_NEEDED: RoHS status not in provided web data] Non-compliant (contains Pb, ceramic windowed package)
Family — MAX 5000
Propagation Delay (tpd) — 15 ns
Maximum Clock Frequency (fMAX) — 83.3 MHz
Supply Voltage (VCC) — 5 V (single supply)
Technology — CMOS, UV-erasable EPROM
Temperatura de operação — [DATA_NEEDED: commercial/industrial/military grade]
Logic Blocks — 16 Logic Array Blocks (LABs)
I/O Pins — [DATA_NEEDED: user I/O count]

Fichas técnicas e recursos

Ver todos os produtos Criar BOM Solicitar cotação