EPM5192GC-2 vs EPM5192GM Сравнение
Подробное сравнение бок о бок EPM5192GC-2 от Altera и EPM5192GM от Altera. Сравните ключевые характеристики, электрические параметры, упаковку, статус жизненного цикла, цены и наличие, чтобы выбрать лучший компонент для ваших требований.
Сравнение характеристик
| Параметр | EPM5192GC-2 | EPM5192GM |
|---|---|---|
| Бренд | Altera | Altera |
| Категория | FPGA & CPLD | FPGA & CPLD |
| Статус жизненного цикла | Obsolete | Obsolete |
| Наличие | In Stock | In Stock |
| Цена за единицу (USD) | $92,00 | $58,00 |
| Family | MAX 5000 | — |
| Macrocells | 192 | — |
| Logic Array Blocks | 16 (LABs of 16 macrocells each) | — |
| Usable I/O Pins | [DATA_NEEDED: exact user I/O count for PGA package] | — |
| Propagation Delay (tPD) | 12 ns typical (-2 grade) | — |
| Counter Frequency | 100 MHz minimum | — |
| Supply Voltage (VCC) | 5 V nominal | — |
| Technology | CMOS EPROM | CMOS |
| Programmable Technology | UV-erasable / one-time programmable | — |
| Programming Toolchain | Altera MAX+PLUS II | — |
| Package Type | Pin Grid Array (PGA), ceramic | — |
| Рабочая температура | Commercial (0C to +70C) | [DATA_NEEDED: commercial/industrial/military grade] |
| Speed Grade | -2 | — |
| Статус RoHS | Non-Compliant (ceramic PGA, lead-bearing per GlobalSpec listing) | Non-compliant (contains lead in ceramic PGA) |
| Тип монтажа | Through-hole (PGA socket) | Through-Hole (PGA) |
| Product Family | — | MAX 5000 |
| Device Type | — | UV Erasable Programmable Logic Device (PLD) |
| Number of Macrocells | — | 192 |
| Usable Gates | — | 3,750 |
| Pin-to-Pin Delay (tPD) | — | 15 ns (fastest speed grade); 55 ns (this part) |
| Counter Frequency (fCNT) | — | up to 76.9 MHz |
| Propagation Delay (tPD, this part) | — | 55 ns |
| Корпус | — | CPGA-84 (Ceramic Pin Grid Array, 84 pins, windowed) |
| Erasure Method | — | UV (windowed ceramic package) |
| Напряжение питания | — | [DATA_NEEDED: typical VCC range] |
| Maximum User I/O | — | [DATA_NEEDED: exact I/O count for CPGA-84] |
| Process Node | — | [DATA_NEEDED: CMOS process geometry] |
| Programming Interface | — | JTAG-compatible (per MAX 5000 family) |