EPC40C100 vs EPC16QC100II Ikinahambing

Detalyadong pagkakahiwalay na pagkakahambing ng EPC40C100 sa pamamagitan ng Altera at EPC16QC100II sa pamamagitan ng Altera. Ikinahambing ang mga pangunahing paglalarawan, mga tama ng elektriko, paakay, kalagayan ng buhay, presyo, at pagkakaroon upang makita ang pinakamahusay na komponente para sa iyong mga kinakailangang pang disenyo.

Pagsanggunian na paghahambing

Parametro EPC40C100 EPC16QC100II
Brand Altera Altera
Kategorya FPGA & CPLD Memory ICs
Katayuan ng Lifecycle Obsolete NRND
Memory Density 40 Mbit 16 Mbit
Device Family Enhanced Configuration Device —
Target FPGAs Stratix, Cyclone, APEX, Mercury, ACEX families —
Configuration Mode FPP (Fast Passive Parallel) / PS (Passive Serial) FPP / PSA (Fast Passive Parallel / Passive Serial Asynchronous)
Interface Voltage 2.5 V / 3.3 V —
Maximum FPP Clock Frequency 66 MHz —
Programmability In-system programmable (JTAG) In-System Programmable via IEEE 1149.1 (JTAG)
Error Detection Built-in CRC verification —
Hanay ng Temperature na Operasyon -40 C to +85 C (industrial) —
Packhaging 100-pin EQFP (Enhanced Quad Flat Pack) 100-pin PQFP (Plastic Quad Flat Pack)
Pin Pitch 0.5 mm —
Uri ng Pagpapasok Surface Mount —
Level ng MSL 3 (168 hours) 3 (per JEDEC J-STD-020)
Tindminan RoHS Compliant Compliant
Lead-Free Yes —
Uri ng Memory NOR Flash FPGA Configuration PROM (Flash-based)
Supported FPGA Families — APEX II, APEX 20K, Mercury, ACEX 1K, FLEX 10K, FLEX 8000, Cyclone
Cascade Support — Yes (multi-PROM cascading supported)
Core Supply Voltage — 3.3 V
I/O Tolerance — 5 V tolerant configuration pins
Package Dimensions — 20 mm x 14 mm, 0.5 mm pitch
Lead Finish — Matte Tin (lead-free)
Temperature na Operasyon — -40C to +85C (Industrial)
Configuration Pins — DCLK, DATA[0..n], nCONFIG, nSTATUS, CONF_DONE, OE
Compression Support — Yes (reduces on-PROM footprint vs uncompressed bitstream)

Mga Datasheets at Resources

Tingnan ang Lahat ng mga Produkto Lumikha ng BOM Hilingin ang Kita