EPC40C100 vs EPC16QC100II Perbandingan

Perbandingan bersamaan detil EPC40C100 dari Altera dan EPC16QC100II dari Altera. Bandingkan spesifikasi penting, parameter listrik, pengemasan, status cycle, harga, dan ketersediaan untuk menentukan komponen terbaik untuk kebutuhan desain Anda.

Perbandingan Spesifikasi

Parameter Umum EPC40C100 EPC16QC100II
Merek Altera Altera
Kategori FPGA & CPLD Memory ICs
Status Lingkungan Hidup Obsolete NRND
Memory Density 40 Mbit 16 Mbit
Device Family Enhanced Configuration Device —
Target FPGAs Stratix, Cyclone, APEX, Mercury, ACEX families —
Configuration Mode FPP (Fast Passive Parallel) / PS (Passive Serial) FPP / PSA (Fast Passive Parallel / Passive Serial Asynchronous)
Interface Voltage 2.5 V / 3.3 V —
Maximum FPP Clock Frequency 66 MHz —
Programmability In-system programmable (JTAG) In-System Programmable via IEEE 1149.1 (JTAG)
Error Detection Built-in CRC verification —
Rentang Suhu Kerja -40 C to +85 C (industrial) —
Paket 100-pin EQFP (Enhanced Quad Flat Pack) 100-pin PQFP (Plastic Quad Flat Pack)
Pin Pitch 0.5 mm —
Tipe Mounting Surface Mount —
Level MSL 3 (168 hours) 3 (per JEDEC J-STD-020)
Status RoHS Compliant Compliant
Lead-Free Yes —
Tipe Memori NOR Flash FPGA Configuration PROM (Flash-based)
Supported FPGA Families — APEX II, APEX 20K, Mercury, ACEX 1K, FLEX 10K, FLEX 8000, Cyclone
Cascade Support — Yes (multi-PROM cascading supported)
Core Supply Voltage — 3.3 V
I/O Tolerance — 5 V tolerant configuration pins
Package Dimensions — 20 mm x 14 mm, 0.5 mm pitch
Lead Finish — Matte Tin (lead-free)
Suhu Kerja — -40C to +85C (Industrial)
Configuration Pins — DCLK, DATA[0..n], nCONFIG, nSTATUS, CONF_DONE, OE
Compression Support — Yes (reduces on-PROM footprint vs uncompressed bitstream)

Spek dan Sumber

Buka Semua Produk Buat BOM Ajukan Diskon