EPM5032DI-25 vs EPM5016DC-20 Ikinahambing

Detalyadong pagkakahiwalay na pagkakahambing ng EPM5032DI-25 sa pamamagitan ng Altera at EPM5016DC-20 sa pamamagitan ng Altera. Ikinahambing ang mga pangunahing paglalarawan, mga tama ng elektriko, paakay, kalagayan ng buhay, presyo, at pagkakaroon upang makita ang pinakamahusay na komponente para sa iyong mga kinakailangang pang disenyo.

Pagsanggunian na paghahambing

Parametro EPM5032DI-25 EPM5016DC-20
Brand Altera Altera
Kategorya FPGA & CPLD FPGA & CPLD
Katayuan ng Lifecycle NRND Obsolete
Family MAX 5000 MAX 5000
Device Type UV-erasable Programmable Logic Device (PLD) EPLD (UV-Erasable Programmable Logic Device)
Architecture PAL-type, CMOS, AND-OR sum-of-products PAL-type macrocell with Programmable Interconnect Array (PIA)
Macrocells 32 16
Product Terms 320 160
Logic Gates [DATA_NEEDED: equivalent gate count] —
Dedicated Inputs 7 7
Bidirectional I/O Pins 16 —
Total Array Inputs 24 —
Registered Outputs 16 —
Global Clocks 1 —
Propagation Delay (tPD) 25 ns 20 ns
Maximum Clock Frequency (fMAX) 62.5 MHz —
Volte ng Pagbibigay 5 V —
Process Technology CMOS CMOS, UV-erasable
Packhaging Ceramic DIP, windowed (UV-erasable) —
Bilang ng Pin [DATA_NEEDED: exact pin count - 24 or 28] —
Temperature na Operasyon 0C to +70C (commercial) [DATA_NEEDED: operating temperature range]
I/O Standard TTL-compatible —
Programmability UV-erasable, EPROM-based —
Development Tool MAX+PLUS II / A+PLUS —
Tindminan RoHS [DATA_NEEDED: likely non-compliant due to ceramic DIP] [DATA_NEEDED: RoHS compliance]
Lifecycle Not Recommended for New Designs (NRND) —
I/O Pins — 8
Maksimum na Taktiko ng Oras — 62.5 MHz
Maximum Supply Voltage — 5.25 V
Nominal Supply Voltage — 5.0 V
Package Type — 20-pin Ceramic DIP (Cerdip) with UV window
Package Suffix Code — DC = Ceramic DIP, Commercial
Speed Grade — -20 = 20 ns tPD
Programming Method — UV erase + EPROM-style programming via Altera programming hardware

Mga Datasheets at Resources

Tingnan ang Lahat ng mga Produkto Lumikha ng BOM Hilingin ang Kita