EPM5192JC-1 vs EPM5192JC68 比較
詳細並排比較 EPM5192JC-1 由 Altera 與 EPM5192JC68 由 Altera. 比較關鍵規格、電氣參數、封裝、生命週期狀態、價格與供貨情況，以找出最符合您設計需求的元件。
規格比較
| 參數 | EPM5192JC-1 | EPM5192JC68 |
|---|---|---|
| 品牌 | Altera | Altera |
| 類別 | FPGA & CPLD | FPGA & CPLD |
| 生命週期狀態 | Obsolete | NRND |
| Family | MAX 5000 | — |
| Device Type | CPLD - Complex Programmable Logic Device | — |
| Technology | CMOS, UV-Erasable / OTP | — |
| Macrocells | 192 | — |
| Usable Gates | 3750 | — |
| Propagation Delay (tPD) | 40 ns (speed grade -1) | — |
| Maximum Internal Frequency (fMAX) | 62.5 MHz | — |
| Supply Voltage (VCC) | 4.75 V to 5.25 V | — |
| User I/O Pins | 84 | 76 |
| Package Type | 84-pin Ceramic Quad Flat Pack (CQFP), windowed | PLCC-68 (J-Lead) |
| JEDEC Package Code | S-CQCC-J84 | — |
| 工作溫度 | 0 C to +70 C (commercial) | 0C to 70C (commercial, JC suffix) |
| Configuration Memory | UV-EPROM (erasable under UV lamp) | UV-Erasable EPROM |
| Programming Interface | Altera MAX programming interface (parallel, pre-JTAG for this family) | — |
| Process | CMOS EPROM | — |
| I/O Standard | TTL/CMOS 5 V compatible | — |
| Device Family | — | MAX 5000 |
| Product Type | — | EPLD (Erasable Programmable Logic Device) |
| Logic Elements / Macrocells | — | 192 macrocells |
| 腳位數 | — | 68 |
| 供應電壓 | — | [DATA_NEEDED: VCC] |
| Pin-to-Pin Delay (tPD) | — | [DATA_NEEDED: tPD] |
| Maximum Frequency (fMAX) | — | [DATA_NEEDED: fMAX] |
| Programmable Interconnect | — | Programmable Logic Array + Macrocells |
| Dedicated Inputs | — | 12 |
| Clock Pins | — | 4 dedicated |
| 安裝類型 | — | Surface Mount (PLCC socket compatible) |
| RoHS 狀態 | — | [DATA_NEEDED: RoHS compliance] |
| Programming Tool | — | MAX+PLUS II (legacy) |