EP1K50TI144-1X vs EP1K30TI144-3N 对比

详细并排对比 EP1K50TI144-1X 出自 Intel 和 EP1K30TI144-3N 出自 Altera。对比关键规格、电气参数、封装、生命周期状态、价格和供货情况,以确定最适合您设计需求的元器件。

规格对比

参数 EP1K50TI144-1X EP1K30TI144-3N
品牌 Intel Altera
分类 FPGA & CPLD FPGA & CPLD
生命周期状态 Obsolete 不推荐新设计
库存状态 有库存 有库存
单价(USD) $10.95 $21.80
Family ACEX 1K ACEX 1K
Series EP1K50 EP1K30
Device Type FPGA (Field Programmable Gate Array) —
Equivalent Gates 50,000 —
Logic Elements / Cells 2,880 —
Configurable Logic Blocks (CLBs) 360 —
Maximum User I/O Pins 102 102
Dedicated Input Pins 6 6
Number of Terminals 144 —
Package Code QFP / TQFP-144 (Industrial) —
Package Style Low-profile Fine-pitch Quad Flat Pack (LFQFP / LQFP), 0.5 mm pitch —
Terminal Form Gull Wing —
Supply Voltage (VCCINT) 2.375 V to 2.625 V (nominal 2.5 V) —
最大时钟频率 90 MHz —
工作温度 -40 C to +85 C (Industrial) -40C to +85C (Industrial)
Configuration Method Volatile SRAM, external configuration device required —
安装类型 Surface Mount Surface Mount (Gull-Wing)
RoHS 状态 [DATA_NEEDED: RoHS status] [DATA_NEEDED: RoHS status]
Speed Grade -1 (slowest, lowest cost) -3 (fastest in EP1K30 family)
Design Toolchain Quartus II (legacy support) —
Logic Elements — 1,728
Typical Gates — 30,000
Usable Gates — 17,500
Embedded Memory (EAB) — 24 Kbit (6 EABs of 4 Kbit each)
Total Terminals — 144
封装 — TQFP-144 (0.5 mm pitch)
Core Supply Voltage — 2.5 V nominal (2.375 V min, 2.625 V max)
Process Technology — 0.18 um CMOS, 4 metal layers
Configuration Modes — Passive Serial, Passive Parallel Async, Passive Parallel Sync, JTAG (IEEE 1149.1)
PLLs — 4
Thermal Resistance (theta_JA) — Approximately 35-40 C/W (PCB-dependent)

数据手册与资源

浏览全部产品 创建 BOM 获取报价