EPM9560WC208-20 vs EPM9560WC208 对比
详细并排对比 EPM9560WC208-20 出自 Altera 和 EPM9560WC208 出自 Altera。对比关键规格、电气参数、封装、生命周期状态、价格和供货情况，以确定最适合您设计需求的元器件。
Altera
EPM9560WC208-20 - 560-Macrocell CPLD, 23.6ns, PQFP-208 | Intel/Altera
EPM9560WC208-20 Obsolete
规格对比
| 参数 | EPM9560WC208-20 | EPM9560WC208 |
|---|---|---|
| 品牌 | Altera | Altera |
| 分类 | FPGA & CPLD | FPGA & CPLD |
| 生命周期状态 | Obsolete | 不推荐新设计 |
| 库存状态 | 有库存 | 有库存 |
| 单价（USD） | $25.80 | $125.00 |
| Family | MAX 9000 | MAX 9000 |
| Device Type | CPLD (EPLD) | EE Programmable Logic Device (CPLD) |
| Macrocells | 560 | 560 |
| Logic Array Blocks (LABs) | 35 | 35 |
| User I/O Pins | 149 | — |
| Maximum Propagation Delay (tPD) | 23.6 ns | — |
| 封装 | PQFP-208 (RQFP/WQFP) | 208-pin CQFP (Ceramic Quad Flat Pack) |
| Process Technology | CMOS, EEPROM-based | CMOS, electrically erasable |
| Supply Voltage (VCCINT) | 5 V (typical, see datasheet) | — |
| I/O Voltage (VCCIO) | 3.3 V or 5 V (multi-voltage I/O) | — |
| In-System Programmability | Yes, JTAG BST (IEEE 1149.1) | — |
| Pin/Package Suffix | W = power PQFP; -20 = 23.6 ns speed grade | — |
| 工作温度 | Commercial (0C to +70C) [DATA_NEEDED: exact temp grade] | — |
| 安装类型 | Surface Mount | Surface Mount |
| RoHS 状态 | Non-compliant (legacy PQFP) [DATA_NEEDED: confirm from official doc] | [DATA_NEEDED: RoHS compliance] |
| Lead-Free | [DATA_NEEDED] | — |
| 无卤 | [DATA_NEEDED] | — |
| MSL 等级 | [DATA_NEEDED] | [DATA_NEEDED: MSL level] |
| Flip-Flops | — | 772 |
| Maximum User I/O | — | 149 |
| 最大时钟频率 | — | 117.6 MHz |
| Propagation Delay (tpd, -15 grade) | — | 16.6 ns |
| 电源电压 | — | 3.3 V or 5 V |
| Terminal Pitch | — | 0.50 mm |
| Programming Interface | — | IEEE 1149.1 JTAG |
| Configuration Memory | — | Non-volatile EE (instant-on) |
| Hot Socketing Support | — | Yes |