SN74HC165PW - 8-Bit Parallel-Load Shift Register | Texas Instruments
料号： SN74HC165PW ✓ 量产中| 数量 | 单价 | 小计 |
|---|---|---|
| 1 | $0.55 | $0.55 |
| 10 | $0.48 | $4.80 |
| 100 | $0.34 | $34.00 |
| 500 | $0.26 | $130.00 |
| 1,000 | $0.22 | $220.00 |
SN74HC165PW 概述
A parallel-load shift register is a sequential logic device that captures multi-bit data simultaneously and then releases that data one bit per clock cycle on a serial output. These devices fall under the hierarchy of digital logic ICs -> shift registers -> parallel-in/serial-out (PISO) converters -> signal conditioning and I/O expansion. They are essential building blocks in the broader landscape of CMOS logic, including counters, multiplexers, and decoders, where GPIO counts are limited but multiple input signals must be read efficiently by a microcontroller.
Key features include gated clock inputs (CLK and CLK INHIBIT), a serial-in (SER) input for cascading, direct overriding parallel data inputs (A through H), and CMOS-compatible low-power consumption with 80 µA maximum ICC. The device is also specified for a typical propagation delay of around 13 ns at 5 V and tolerates 10 LSTTL loads, giving significant drive margin. Its TSSOP-16 footprint is a popular surface-mount choice for compact designs.
Typical applications include expanding microcontroller input ports for reading multiple pushbuttons, keypad scanning, DIP-switch polling, and reading multi-channel sensor arrays (e.g., 8-channel temperature or switch-contact inputs) using only two or three GPIO pins. The wide operating voltage and CMOS-friendly thresholds make it useful in 3.3 V and 5 V mixed-signal boards.
When designing with the SN74HC165PW, debounce mechanical inputs at the source or via software filtering because the shift register has no built-in debounce. The complementary outputs (QH and QH-bar) are useful for differential signalling or chained-shift cascading across multiple devices without extra glue logic.
直接替换替代料： SN74HC165PW ——相同封装，引脚兼容。需要 PCB 改动的不同封装料号已排除。
本系列中的变体
可与以下型号直接替换的同系列型号： SN74HC165PW （相同外形与封装尺寸） ——差异在于 Function, Logic Family, Output Type, Package, RoHS Status.
快速对比工具——选择替代料号进行并排对比：
SN74HC165PWR
✅ 直接替换✓ 有现货
$0.14 / 个
查看数据手册 →SN74HC165PWT
✅ 直接替换📋 参考替代料（不在目录中）
SN74HC165PW-Q1
✅ 直接替换 ⚠️ 规格未核验📋 参考替代料（不在目录中）
74HC165PW
✅ 直接替换📋 参考替代料（不在目录中）
74HC165PW-Q100
✅ 直接替换📋 参考替代料（不在目录中）
M74HC165TTR
✅ 直接替换📋 参考替代料（不在目录中）
SN74HC165PW 最大额定值与电气特性
| Logic Type | Shift Register (Parallel-Load) |
| Number of Elements | 1 |
| Number of Bits per Element | 8 |
| 功能 | Parallel-to-Serial (PISO) and Serial-In/Serial-Out (SISO) |
| Logic Family | 74HC |
| VCC Supply Voltage Range | 2 V to 6 V |
| 输出类型 | Complementary (QH and QH-bar) |
| Output Drive | ±4 mA at 5 V |
| Maximum ICC | 80 µA |
| Maximum Input Current | 1 µA |
| Typical Propagation Delay (tpd) | 13 ns at 5 V |
| LSTTL Load Capability | 10 loads |
| Clock Inputs | CLK and CLK INHIBIT (gated) |
| 工作温度范围 | -40 °C to +85 °C |
| 封装 | 16-TSSOP (PW) |
| 安装类型 | Surface Mount |
| RoHS 状态 | Compliant |
SN74HC165PW 引脚配置
| 引脚 1 | SH/LD-bar — Shift/Load input (active-low parallel load) |
| 引脚 2 | CLK — Clock input (rising-edge triggered) |
| 引脚 3 | A — Parallel data input A |
| 引脚 4 | B — Parallel data input B |
| 引脚 5 | C — Parallel data input C |
| 引脚 6 | D — Parallel data input D |
| 引脚 7 | E — Parallel data input E |
| 引脚 8 | GND — Ground |
| 引脚 9 | F — Parallel data input F |
| 引脚 10 | G — Parallel data input G |
| 引脚 11 | H — Parallel data input H |
| 引脚 12 | SER — Serial data input (for cascading) |
| 引脚 13 | CLK INH — Clock inhibit (active-high disables CLK) |
| 引脚 14 | QH — Serial data output |
| 引脚 15 | QH-bar — Complementary serial data output |
| 引脚 16 | VCC — Supply voltage (2 V to 6 V) |
典型应用
SN74HC165PW 适用于 6 应用s: Microcontroller GPIO Expansion (Input), Keypad and Button Matrix Scanning, DIP Switch and Configuration Input Polling, Industrial Sensor Array Reading, LED Display and Indicator Multiplexing Input, Automotive Input Multiplexing.
Microcontroller GPIO Expansion (Input)
The SN74HC165PW expands a microcontroller's input capability by reading up to 8 digital inputs through just 3 GPIO pins (CLK, SH/LD-bar, QH). Per the TI datasheet, the device captures all 8 parallel inputs simultaneously when SH/LD-bar goes low, then shifts them out serially on subsequent CLK pulses. The 80 µA maximum ICC and 2-6 V VCC range allow it to operate efficiently from typical 3.3 V or 5 V microcontroller rails. Compared to matrix scanning techniques, the parallel-load approach requires no scanning firmware and reads all bits in a single burst, simplifying software. QH and QH-bar complementary outputs also enable interrupt-driven input monitoring without polling.
推荐
Keypad and Button Matrix Scanning
The SN74HC165PW reads mechanical key matrices by loading all row/column states in parallel and clocking them out serially. According to the TI datasheet, the SH/LD-bar pulse captures switch states, and the 13 ns propagation delay at 5 V enables fast response even with multiple cascaded devices. The CMOS inputs accept dry-contact closures with proper pull-up resistors, while the ±4 mA QH output drives a microcontroller input directly. Software debounce should be added in firmware, as the SN74HC165PW has no built-in debounce; pair it with RC filters or external Schmitt-trigger buffers for noisy mechanical switches.
推荐
DIP Switch and Configuration Input Polling
The SN74HC165PW reads multi-position DIP switches and configuration jumpers with minimal microcontroller pin usage. Per the TI datasheet, each of the 8 inputs (A-H) tolerates CMOS input levels with 1 µA maximum input current, making them ideal for slow-changing configuration settings. The serial output requires only one microcontroller pin to read 8 switch positions, freeing GPIO for other functions. The TSSOP-16 footprint suits compact front-panel and backplane PCBs. Cascading two SN74HC165PW chips enables 16-bit configuration words for complex equipment settings without dedicated I/O expander ICs.
推荐
Industrial Sensor Array Reading
The SN74HC165PW digitizes arrays of digital sensors such as photo-interrupters, limit switches, proximity sensors, and optocoupler outputs. According to the TI SN74HC165 datasheet, the wide 2-6 V VCC range lets it accept both 3.3 V and 5 V sensor signals with CMOS thresholds, while the ±4 mA output drive permits direct connection to industrial PLC and microcontroller inputs. The complementary QH/QH-bar outputs enable differential signalling over long factory-floor cables, reducing common-mode noise pickup. Operating temperature of -40 °C to +85 °C suits industrial enclosures without requiring extended-temperature parts.
推荐
LED Display and Indicator Multiplexing Input
The SN74HC165PW reads the state of LED column/row drivers in a multiplexed display, supporting return-path feedback for fault detection. Per the TI datasheet, the 8-bit parallel load captures column driver status in a single CLK cycle, and the gated CLK INHIBIT pin allows synchronization to display refresh timing. This diagnostic capability helps detect stuck LEDs, broken traces, or driver failures in commercial signage and instrument panels. Cascading multiple SN74HC165PW devices extends fault monitoring across large display arrays without dedicated MCU pins.
推荐
Automotive Input Multiplexing
For automotive designs requiring AEC-Q100 qualification, the 74HC165PW-Q100 from Nexperia offers identical TSSOP-16 footprint and pinout while adding automotive reliability screening. According to the Nexperia datasheet, the 74HC165PW-Q100 reads up to 8 digital inputs in vehicle body controllers, instrument clusters, and HVAC modules. The wide VCC range tolerates automotive 12 V battery transients via pre-regulation, and the -40 °C to +125 °C automotive temperature range suits under-hood and cabin applications. For non-automotive variants, the standard TI SN74HC165PW is the lower-cost option with the same electrical characteristics.
推荐
推荐产品汇总
工程参考数据： SN74HC165PW ——对比、设计指导和合规信息。
选型指南
与替代料对比
| 参数 | 本产品 | SN74HC165PWR | SN74HC165PWT | 74HC165PW | 74HC165PW-Q100 | M74HC165TTR |
|---|---|---|---|---|---|---|
| Brand | Texas Instruments | Texas Instruments | Texas Instruments | Nexperia | Nexperia | STMicroelectronics |
| Package | 16-TSSOP (PW) | 16-TSSOP (PW) - same | 16-TSSOP (PW) - same | 16-TSSOP (PW) - same | 16-TSSOP (PW) - same | 16-TSSOP (PW) - same |
| Logic Family | 74HC | 74HC | 74HC | 74HC | 74HC | 74HC |
| VCC Range | 2 V to 6 V | 2 V to 6 V | 2 V to 6 V | 2 V to 6 V | 2 V to 6 V | 2 V to 6 V |
| Bits per Element | 8 | 8 | 8 | 8 | 8 | 8 |
| Output Drive | ±4 mA at 5 V | ±4 mA at 5 V | ±4 mA at 5 V | ±4 mA at 5 V | ±4 mA at 5 V | ±4 mA at 5 V |
| AEC-Q100 Automotive | No | No | No | No | Yes | No |
| Operating Temperature | -40 °C to +85 °C | -40 °C to +85 °C | -40 °C to +85 °C | -40 °C to +125 °C | -40 °C to +125 °C (AEC-Q100) | -55 °C to +125 °C |
| Packaging | Tube | Tape & Reel | Small Reel | Tube | Tube / Reel | Tape & Reel |
关键差异点
- Cross-brand drop-in compatible with Nexperia 74HC165PW （对比 74HC165PW (Nexperia))
- Complementary QH/QH-bar outputs eliminate need for external inverter （对比 SN74HC164D (shift register without complementary output))
- Parallel-load capability simplifies multi-input reading firmware （对比 SN74HC164 (serial-only input shift register))
- Wide 2-6 V VCC range supports 3.3 V and 5 V designs （对比 SN74LS165 (TTL-only))
设计说明
The SN74HC165PW has no built-in debounce on its parallel inputs. When reading mechanical switches or relay contacts, debounce at the source with RC filters + Schmitt-trigger buffers (e.g., SN74HC14) or apply software debouncing in firmware by sampling each bit multiple times. Per the TI datasheet, the part responds to any logic-level transition within its 13 ns propagation delay, which means contact bounce will produce multiple spurious state changes if not filtered.
Place 0.1 µF decoupling capacitor as close as possible to the VCC pin (pin 16) and a bulk capacitor on the supply rail. The TSSOP-16 package has limited thermal dissipation but logic ICs generate minimal heat, so standard PCB layout guidelines suffice. Keep CLK and SH/LD-bar traces short and away from noisy switching lines to prevent ground-bounce-induced false triggering on the parallel load input.
When cascading multiple SN74HC165PW devices for wider shift registers, add a small RC delay (e.g., 100 Ω series resistor + 33 pF to ground) between QH of one device and SER of the next to prevent ringing on long traces. The complementary QH/QH-bar outputs can be used to drive differential pairs for noise-immune cascading across PCBs, but ensure both lines have matched impedance and length.
Estimated: at 5 V VCC and idle (no clocking), one SN74HC165PW draws approximately 8 µA quiescent current. When clocking at maximum frequency with CMOS input transitions, average ICC rises to around 1-2 mA depending on load capacitance. For battery-powered designs, gate the clock and use the SH/LD-bar pulse only when needed to read inputs, keeping the device in standby most of the time. The 80 µA maximum ICC specification confirms low-power CMOS operation across the full 2-6 V VCC range.
合规信息
RoHS and REACH compliant per TI product page. Lead-free TSSOP-16 package. The SN74HC165PW itself is not AEC-Q100 qualified; choose Nexperia 74HC165PW-Q100 for automotive designs.
