FPGA & CPLD
Products (6352)
EPM5032SC-20 - 32-Macrocell MAX 5000 EPLD, 20ns | Altera / Intel
The Altera EPM5032SC-20 is a high-speed, high-density CMOS Erasable Programmable Logic Device (EPLD) from the MAX 5000 family, offering 32 macrocells interconnected by a Programmable Interconnect Array (PIA), 7 dedicated inputs, 16 I/O pins, and 16 outputs. Housed in a 20-pin Small Outline (SO/SOIC) surface-mount package, it is built on Altera's classic PAL-type architecture and is specified for a 20 ns propagation delay with commercial operating temperature range (0 °C to +70 °C). An EPLD (Erasable Programmable Logic Device) is a non-volatile programmable logic IC that combines the architecture of a PAL (Programmable Array Logic) with erasable CMOS memory cells, allowing engineers to implement custom glue logic, state machines, and bus-interface circuits that are then retained without external configuration memory. Within the broader taxonomy, the EPM5032 belongs to the CPLD/EPLD family, which sits under programmable logic devices (PLDs), and ultimately under the digital integrated circuits category. EPLDs were widely used before modern FPGAs and CPLDs dominated new designs, and they remain valuable in long-life-cycle industrial, military, and aerospace systems where the original Altera MAX 5000 silicon is still preferred for proven field reliability. Key features of the EPM5032SC-20 include 32 macrocells, a Programmable Interconnect Array (PIA) for flexible signal routing, 16 bidirectional I/O lines, 7 dedicated input pins, a 20 ns pin-to-pin propagation delay, and CMOS technology with UV-erasable EPROM programming cells. The -20 speed grade and 'C' temperature code denote commercial-grade operation with the standard 20 ns tPD. The 20-pin SOIC package is footprint-compatible with other MAX 5000 series devices, simplifying PCB design across logic densities. From an architectural standpoint, the EPM5032 implements Altera's second-generation MAX architecture, where each macrocell contains a programmable AND/OR array plus a configurable flip-flop, with outputs that can be combinational or registered. The PIA provides a uniform interconnect that guarantees fixed and predictable pin-to-pin delays regardless of logic placement, which simplifies static timing analysis compared to channel-routed FPGAs. Programming is performed via a standard Altera programming hardware using the MAX+PLUS II or earlier A+PLUS development toolchain. Typical applications include industrial control glue logic, legacy interface adapters, address decoding for microprocessor systems, state-machine controllers in instrumentation, and replacement of discrete 74LS/74HC TTL logic for board-area reduction. Aerospace and military users continue to specify the MAX 5000 family for systems that must remain on a single, validated supply line for decades. When designing with this part, note that new designs should consider modern MAX II or MAX V CPLDs from Intel (formerly Altera) for lower power and smaller packages, since the EPM5032SC-20 is in the mature/legacy category. UV erasure requires a quartz-windowed package variant, so production programming is typically one-time-only on the SC (windowless) version. Verify second-source availability with the cross-reference data shown on this page. This page synthesizes the manufacturer datasheet values, distributor pricing as of 2026-09-12, drop-in MAX 5000 family alternatives, and practical design notes not collected in any single OEM document, giving procurement and engineering teams a single decision-ready reference.
EPM5032SC-25 - MAX 5000 EPLD, 32 Macrocells, 25ns | Intel
The Intel (formerly Altera) EPM5032SC-25 is a high-density, high-speed Electrically Programmable Logic Device (EPLD) from the legacy MAX 5000 family, packaged in a 28-pin PDSO (Plastic DIP Small Outline) outline with 32 macrocells, 7 dedicated inputs, and 16 bidirectional I/O lines. The "SC" suffix designates the SOIC package, and the "-25" speed grade specifies a 25 ns propagation delay (tpd) and a 91 MHz maximum counter frequency, targeting glue-logic and SSI/MSI TTL and CMOS integration in 5 V legacy designs. A MAX 5000-series EPLD is a CMOS, UV-erasable (windowed) or one-time-programmable (OTP) programmable logic device that combines multiple PAL/GAL-like AND/OR arrays with a global Programmable Interconnect Array (PIA). It belongs to the broader taxonomy: EPLD -> PLD (Programmable Logic Device) -> programmable logic -> digital IC. Compared with discrete 7400-series SSI/MSI logic, a single EPM5032 can replace up to ~100 SSI/MSI packages while consuming less board space and power, with the classic MAX 5000 architecture second-sourced by Intel (formerly Altera). Key features of the EPM5032SC-25 include 32 macrocells interconnected by the global PIA, 7 dedicated input pins and 16 I/O pins in a 24-pin I/O count plus 4 dedicated pins (28 total), a 25 ns pin-to-pin propagation delay (tpd), a 91 MHz internal counter frequency, and 5 V CMOS-compatible I/O. The device is offered in both commercial (0C to +70C) and industrial-grade variants and is in-circuit programmable via the Altera programming hardware. Typical applications include TTL/CMOS glue-logic consolidation in industrial control, address decoding and bus interface logic in 5 V microprocessor boards, state-machine implementation in legacy telecom and instrumentation equipment, and as a high-density replacement for multiple 7400-series SSI/MSI packages. The PDSO-28 footprint and 25 ns tpd make it well suited to bus-cycle timing in 8 MHz to 40 MHz legacy microcomputer systems, including 8051-, ZFC-80-, and 68xx-based designs. When designing with the EPM5032SC-25, observe 5 V supply tolerance, use a 100 nF decoupling capacitor on each supply pin, and follow Altera's classic MAX 5000 programming flow with the iMPACT or legacy programming tools. Designers should consult the Altera MAX 5000 datasheet for macrocell feedback modes, register/bypass configuration, and the recommended I/O termination scheme. This EPM5032SC-25 page synthesizes distributor stock, same-family Altera EPLD drop-in alternatives, and practical design notes not found in the legacy datasheet.
EPM5064JC - 64-Macrocell MAX 5000 EPLD, 68-Pin PLCC | Altera
The Altera (Intel) EPM5064JC is a 64-macrocell member of the MAX 5000 family of Erasable Programmable Logic Devices (EPLDs), housed in a 68-pin Plastic Leaded Chip Carrier (PLCC) package. The MAX 5000 family combines innovative architecture and advanced process technologies to deliver optimum performance, flexibility, and the highest logic-to-pin ratio of any general-purpose programmable logic device family of its era. The EPM5064JC provides 64 macrocells, approximately 1,250 usable gates, and a non-volatile EPROM-based configuration memory, making it suitable for legacy glue-logic and bus-interface designs. What is an EPLD? An EPLD (Erasable Programmable Logic Device) is a non-volatile programmable logic device that uses EPROM or EEPROM cells to store the configuration bitstream, allowing the part to retain its logic implementation without external boot memory. The MAX 5000 architecture sits within the broader programmable logic taxonomy: programmable logic device (PLD) -> EPLD -> MAX 5000 family -> complex PLD (CPLD). Compared with earlier PAL/GAL devices, EPLDs offer higher macrocell counts, predictable timing (with deterministic pin-to-pin delays), and erasable/reprogrammable silicon, while remaining far simpler than modern SRAM-based FPGAs that require a separate boot PROM. Key features of the EPM5064JC include 64 macrocells organized in Logic Array Blocks (LABs), a 36-input / 64-output Logic Array, deterministic interconnect with predictable pin-to-pin delays, and 5V CMOS operation compatible with TTL logic levels. The device is housed in a 68-pin PLCC (JEDEC MO-047) package suitable for socketed through-hole or socketed SMT assemblies, and supports in-system erase and reprogram using ultraviolet light (windowed packages) or one-time-programmable (OTP) variants. The MAX 5000 architecture pairs a global interconnect with local LAB feedback, allowing each macrocell to implement combinatorial or registered logic. Output macrocells include programmable I/O architectures with flip-flops, enabling designers to implement state machines, address decoders, and bus interfaces in a single device. The deterministic timing model — typically characterized by tPD values in the 15-25 ns range — is a major advantage over early FPGAs, simplifying static timing closure. Typical applications of the EPM5064JC include legacy 5V system glue logic (address decoding and wait-state generation), bus interface bridges (e.g., 8-bit to 16-bit multiplexing), state-machine controllers in industrial instrumentation, and replacement of discrete 74LS/74HC logic for board-level integration. The 5V-tolerant I/O and PLCC socket compatibility also make the part attractive for maintaining long-lifecycle industrial and aerospace systems where redesigns are cost-prohibitive. When designing with the EPM5064JC, verify the availability of legacy Altera MAX+PLUS II or Quartus II (legacy device support) development tools, and confirm logic utilization does not exceed 80% of the 64 macrocells to retain timing margin for routing. Designers migrating to lower-voltage systems should note that the part lacks 3.3V I/O tolerance; an external level-shifter is required for mixed-voltage designs. This page synthesizes distributor pricing, MAX 5000 family cross-references, and practical design notes not found in the original Altera datasheet.
EPM5064JC-1 - 64-Macrocell MAX 5000 CPLD, 5V, 44-PLCC | Altera
The Altera EPM5064JC-1 is a 64-macrocell member of the classic MAX 5000 family of Erasable Programmable Logic Devices (EPLDs), housed in a 44-pin PLCC package and built on a 5V, 0.8 µm CMOS process with 33.3 MHz maximum operating frequency. The part is a high-density, user-configurable general-purpose PLD intended as a replacement for clusters of 74-series SSI/MSI TTL and CMOS glue logic, and it can integrate the logic of over ten standard 20-pin PALs in a single device. Programmable logic devices (PLDs) such as the EPM5064JC-1 occupy a tier in the digital semiconductor hierarchy between fixed-function glue logic (74-series TTL/CMOS) and higher-density FPGAs, offering non-volatile, deterministic logic with predictable timing for bus interfacing, state-machine control and decoder/encoder consolidation. Key features include 64 macrocells (128 typical logic gates expandable via expanders), 5V nominal VCC operation, in-system erasability via ultraviolet erasure through a quartz window, and a JTAG-less, classic MAX architecture based on a programmable AND/OR array. The 44-pin PLCC (J-leaded) package with a windowed ceramic lid allows laboratory erasure and re-programming cycles, making this device a popular choice for engineering development, low-volume production, and long-lifecycle industrial equipment where the original Altera tooling chain is still maintained. The MAX 5000 architecture combines AND/OR array logic with per-macrocell flip-flops and programmable output polarity, fed by a global interconnect that delivers fast, deterministic pin-to-pin delays. With tPD values in the 20-30 ns range and pin-to-pin propagation delays that simplify timing closure, the EPM5064JC-1 is well-suited to asynchronous bus decoding, address latch/buffer consolidation and address-mapping glue logic in legacy microprocessor systems based on 8051, 68xxx and x86 processors. Typical applications include legacy industrial controller glue-logic consolidation, address decoding and bus interface logic in 5V embedded systems, replacement of multiple discrete 74LS/74HC decoder PALs in telecom and instrumentation backplanes, and educational / prototyping boards where UV-erasable windowed parts support repeated re-programming. The part is widely used in older test fixtures, avionics LRUs and military/avionics modules under SMD part number 5962-01-417-3750. When designing with the EPM5064JC-1, engineers must allocate board space for the PLCC socket, supply a clean regulated 5V rail, and follow Altera's MAX+PLUS II / classic MAX development-toolchain flow with the appropriate MAX 5000 device library and pin assignments. JTAG boundary-scan is not supported; programming is performed via the Altera Logic Programmer with a MasterBlaster or ByteBlasterMV download cable on a dedicated programming socket. This page synthesizes distributor pricing for the EPM5064JC-1 (currently NRND/last-time-buy with limited distributor inventory), parametric data from the Altera datasheet family brochure, and design notes specific to legacy 5V PLD substitution not duplicated on individual distributor product pages.
EPM5064JC-2 - 64-Macrocell UV PLD, 45ns | Altera MAX 5000
The Altera EPM5064JC-2 is a UV-erasable programmable logic device (PLD) from the classic MAX 5000 family, delivering 64 macrocells, 28 I/O pins, and 7 dedicated inputs in a 28-pin ceramic J-lead chip carrier (CLCC) package. The device supports a 45 ns propagation delay (pin-to-pin, tPD), a maximum clock frequency of 50 MHz, and operates from a single 5 V supply. A programmable logic device (PLD) is a digital integrated circuit whose logic function and interconnect are defined by the user after manufacture, replacing multiple discrete TTL/CMOS glue-logic gates with a single reconfigurable chip. Within the broader semiconductor hierarchy, a PLD sits between simple 74-series logic ICs and a full FPGA: it offers deterministic timing, non-volatile (UV-erasable) configuration, and a Product-Term Array interconnect - making it ideal for state-machine, decoder, and bus-interface glue logic on legacy 5 V boards. Key features of the EPM5064JC-2 include four Logic Array Blocks (LABs) interconnected through the Altera Programmable Interconnect Array (PIA), CMOS technology for low power consumption, and a one-time-programmable-with-UV-erase architecture that historically supported iterative design cycles in 1990s industrial, telecom, and military prototyping. The MAX 5000 family was one of Altera's first commercial MAX architectures and the direct ancestor of the later MAX 7000/3000A series. The internal architecture uses an EEPROM/EPROM-style configuration cell plus a classic AND-OR sum-of-products macrocell; outputs can be registered or combinatorial, and each macrocell includes a programmable flip-flop, XOR gate for polarity control, and a tri-state buffer for bidirectional I/O. The -2 speed grade corresponds to the slower of the two commercial grades offered for the MAX 5064 die, trading some clock speed for lower cost and higher yield. Typical applications include legacy glue-logic replacement on VME/ISA backplanes, industrial 5 V control boards, military prototyping using MIL-STD-883B ceramic parts, address decoding for microcontroller memory maps, and bus-interface arbitration. Engineers still spec the EPM5064JC-2 today when maintaining long-lifecycle 5 V equipment such as avionics LRUs, CNC controllers, and telecommunications line cards. When designing with this device, remember that UV erasure requires a 30-60 minute quartz-window exposure to ultraviolet light - it is NOT in-system reprogrammable. For new designs requiring similar macrocell density with ISP, use the modern MAX 3000A or MAX V (5 V tolerant) family. This page consolidates current distributor availability, parametric specifications, drop-in same-package alternatives (including EPM5064JC and EPM5064JC-1), and practical design notes not collected in the original 1990s datasheet.
EPM5064JC1 - 64-Macrocell CPLD, 50MHz, 44-Pin PLCC | Altera
The Altera (Intel) EPM5064JC1 is a 64-macrocell CMOS Erasable Programmable Logic Device (EPLD) from the MAX 5000 family, housed in a 44-pin PLCC package with 1.25K usable gates, 28 I/O pins, 7 dedicated inputs, and a maximum clock frequency of 50 MHz at 5V operation. The device integrates 4 Logic Array Blocks (LABs) interconnected by a Programmable Interconnect Array (PIA) and is one-time user-programmable via EPROM (UV-erasable). Source: EPM5064 datasheet (Alldatasheet PDF, 831 KB). A CPLD (Complex Programmable Logic Device) is a non-volatile programmable logic device that sits in the system hierarchy between simple SPLDs/PLDs and larger FPGAs. CPLDs use a macrocell-plus-PIA architecture where each macrocell contains an AND/OR array plus a flip-flop, while the PIA routes signals between LABs. This non-volatile, deterministic, single-pass architecture gives CPLDs predictable timing, instant-on behavior, and higher drive strength than SRAM-based FPGAs, making them ideal for glue logic, address decoding, bus interfacing, and state-machine replacement. The EPM5064JC1 features 64 macrocells, 36 total inputs (7 dedicated + 28 I/O + 1 global clock), 1.25K usable gates, 62.5 MHz fCNT (internal counter frequency per FPGAkey), and an operating voltage of 5V. It belongs to the MAX 5000 family, the second-generation MAX architecture that followed the classic EP-series (EPM5032, EPM5016) and preceded the MAX 7000 family that added in-system programmability. Architecturally, the EPM5064JC1 uses CMOS EPROM technology with a 4-LAB PIA fabric. Each LAB contains 16 macrocells; each macrocell contains an AND/OR array, a configurable flip-flop, and an I/O control block. Programming is one-time (OTP) via EPROM, requiring a UV-erasable window for reprogramming. The device consumes approximately 150 mA ICC and is specified for 0-70°C commercial operation (commercial-grade JC suffix). Typical applications include 5V glue logic replacement, address decoding and bus interfacing, state-machine and control-logic implementation, peripheral controllers in industrial and telecom backplanes, and pin-compatible upgrades of older EP-series PLDs (EPM5032, EPM5016) where 64 macrocells are required. Designers migrating from EPM5032 (32 macrocells) to EPM5064 (64 macrocells) can re-use PLCC-44 footprints if their design fits the larger capacity. When designing with this device, note that the EPM5064JC1 is a one-time-programmable EPROM part, so any logic change requires a new device. The PLCC-44 socket enables prototype iteration via UV-erasable reprogramming of the same physical package. For production runs of stable logic, the MAX 7000S or MAX II family is generally preferred for in-system programmability, but the MAX 5000 remains valued for long-life industrial systems where the original part is specified. This page synthesizes distributor pricing (approx. $1.68 unit reference per onlineic.365pcb.com, as of 2026-09-12), drop-in same-brand and cross-brand alternatives, comparison tables, and practical design notes not found in the manufacturer datasheet alone.
EPM5064JI-1 - MAX 5000 EPLD 64 Macrocell 68-Pin PLCC | Intel
The Intel EPM5064JI-1 is a member of the MAX 5000 high-speed, high-density Erasable Programmable Logic Device (EPLD) family, providing 64 macrocells and up to 100% interconnect utilization in a 68-pin PLCC package. It operates at commercial -10/-12/-15 speed grades and is built on a UV-erasable CMOS process, enabling windowed ceramic packages for design iteration. An EPLD (Erasable Programmable Logic Device) is a type of programmable logic IC that combines AND/OR array logic with user-programmable interconnect. The MAX 5000 family belongs to the broader programmable logic hierarchy: programmable logic -> CPLD/EPLD -> MAX 5000 series -> Altera/Intel legacy architecture. Compared to discrete 74-series glue logic, an EPLD replaces multiple packages with a single programmable device, reducing board area and simplifying design changes. Key features include 64 macrocells, up to 68 user I/O pins, 100% connectivity with fixed propagation delays, pin-compatible family scaling across EPM5032, EPM5064, and EPM5128, and 5V tolerant CMOS inputs. The device supports JTAG-like boundary scan test on selected variants and offers 25-year data retention in windowed ceramic packages. The EPM5064JI-1 uses a classic MAX (Multiple Array matriX) architecture with each macrocell containing a programmable AND/OR array feeding a configurable flip-flop. Macrocells share a programmable interconnect array (PIA) that provides deterministic 15 ns combinational propagation delay, useful for synchronous state-machine and address-decoding applications where predictable timing eliminates race conditions. Typical applications include legacy 5V bus address decoding, glue-logic integration on VME/ISA backplanes, industrial control replacement of 74LS TTL, and prototyping platforms for retro-computing and military/aerospace systems. Its wide 5V supply tolerance also suits automotive and process-control systems. When designing with this part, note that it is a mature, NRND-era device; verify current lifecycle status before new designs. Decoupling requires 0.1uF ceramic on each VCC pin, and unused I/O should be left floating or tied high via internal pull-ups to minimize noise. This page synthesizes distributor pricing, drop-in alternatives, and practical design notes not found in the original datasheet alone, providing engineers with a quick-decision view for legacy replacements and new designs targeting MAX 5000 families.
EPM5064LC - 64-Macrocell MAX 5000 CPLD, 55ns, 5V | Altera
The Altera EPM5064LC is a One-Time-Programmable (OTP) Complex Programmable Logic Device (CPLD) from the legacy MAX 5000 family, delivering 64 macrocells and 1.25K usable gates with a 55 ns propagation delay, packaged in a 44-pin Plastic Leaded Chip Carrier (PLCC/LCC-44). It operates from a 4.75 V to 5.25 V single supply and is built on a CMOS EPROM-based process that is erasable with ultraviolet light and then re-programmable (windowed package line). A CPLD (Complex Programmable Logic Device) is a non-volatile, deterministic-logic semiconductor that sits between discrete 74-series glue logic and higher-density FPGAs. It belongs to the taxonomy programmable logic device (PLD) -> CPLD -> MAX family -> MAX 5000 series. CPLDs provide predictable timing through a fixed AND/OR architecture with a Programmable Interconnect Array (PIA), making them ideal for bus decoding, address mapping, state-machine control, and I/O expansion in systems that need instant-on behavior without external boot memory. Key features of the EPM5064LC include 64 macrocells organized into 4 Logic Array Blocks (LABs), 36 total inputs (7 of them dedicated), 28 bidirectional I/O pins, and 4 user I/O pins, all accessible through the J-lead PLCC-44 footprint. It supports TTL-level interfaces, in-system programmability via the Altera MAX+PLUS II / MAX+PLUS II baseline toolchain, and offers 100% generic testability. The device is rated for the commercial 0C to +70C operating range. Architecturally, the EPM5064LC combines four LABs interconnected by a global PIA. Each macrocell contains a programmable AND/OR array, a flip-flop, and a tri-state output buffer, allowing combinatorial or registered logic. The EPROM-based interconnect provides non-volatile configuration with zero standby power for the routing fabric, while the CMOS output stage supports 24 mA drive for LED and bus-driving applications. Typical applications include legacy peripheral glue logic, 5V ISA bus decoding, address decoding in embedded 80x86 and 68K systems, state-machine control in industrial PLCs, and pin-compatible modernization of designs that originally used discrete PAL/GAL devices. The 44-pin PLCC package is also well suited to through-hole sockets for easy field replacement. When designing with the EPM5064LC, ensure the supply rail is well decoupled with 0.1 uF ceramic and 10 uF tantalum capacitors placed within 25 mm of the VCC and GND pins. The device's OTP nature means firmware errors cannot be re-flashed in-circuit - use the windowed ceramic-package variant (EPM5064LC with quartz lid) for prototyping and the plastic OTP variant for production. This page synthesizes distributor pricing, drop-in same-package alternatives drawn from the same Altera MAX 5000 family, and practical design notes not found in the manufacturer datasheet.
EPM5064LC-1 - 64-Macrocell 5V CPLD, 44-Pin PLCC | Altera
The Intel / Altera EPM5064LC-1 is a 64-macrocell CMOS Complex Programmable Logic Device (CPLD) from the classic MAX 5000 family, rated for a 62.5 MHz internal operating frequency and housed in a 44-pin Plastic Leaded Chip Carrier (PLCC) package. It is a 5 V VCC device with an OTP (one-time programmable) / UV-erasable architecture built on an EPROM-based process, offering approximately 1.25K usable gates for glue-logic integration. A CPLD (Complex Programmable Logic Device) is a non-volatile programmable logic IC that combines multiple PAL/GAL-style macrocell arrays on a single die, connected by a central Programmable Interconnect Array (PIA). The MAX 5000 family is one of Altera's earliest CPLD generations and sits in the hierarchy: CPLD -> programmable logic -> logic IC -> integrated circuit. CPLDs are used where deterministic pin-to-pin propagation delay, simple HDL synthesis, and instant-on non-volatile configuration are required - typically replacing dozens of 74-series logic chips on a board. Key features of the EPM5064LC-1 include 4 Logic Array Blocks (LABs) interconnected through the PIA, a worst-case propagation delay of approximately 40 ns through the device (tPD1), 36 input lines feeding 7 dedicated inputs that can also serve clock functions, and 28 output lines with macrocell-level register/bypass control. The IC is specified for commercial 5 V operation with a supply range of 4.75 V to 5.25 V, and supports in-system programming via JTAG. The MAX 5000 architecture uses an EEPROM/EPROM cell array for the AND plane and a fixed OR plane feeding each macrocell's flip-flop, giving the part its well-known deterministic timing advantage over SRAM-based FPGAs. Designers use the device with Altera's legacy MAX+PLUS II toolchain (or modern Quartus with legacy device support) to compile AHDL, VHDL, or Verilog designs into the JEDEC fuse map. Typical applications for the EPM5064LC-1 include 5V bus-interface address decoding, legacy ISA/PCI adapter glue logic, custom state-machine controllers, bus-width adapters, and pin-compatible upgrades for older discrete TTL designs. It is also a popular choice for industrial control boards where non-volatile, instant-on logic is essential and the design will not be re-programmed in the field. When designing with the EPM5064LC-1, confirm the supply voltage matches the 4.75-5.25 V range and add a 0.1 uF decoupling capacitor near each VCC pin to handle the simultaneous-switching output current spikes. Note that the -1 speed grade is the slowest bin (12 ns / 40 ns tPD); if your design needs higher throughput, look at the EPM5064LC-2 (faster grade, same die/package) before changing footprint. This page synthesizes distributor pricing, drop-in alternatives, and practical design notes not found in the manufacturer datasheet alone.
EPM5064LC-2 - 64-Macrocell MAX 5000 CPLD, 45ns, PLCC44 | Altera
The Altera EPM5064LC-2 is a 64-macrocell CMOS Erasable Programmable Logic Device (EPLD) from the legacy MAX 5000 family, supplied in a 44-pin PLCC (J-Lead) package. It provides 64 macrocells, 36 input lines (7 dedicated inputs plus 28 I/O lines), 28 output functions / flip-flops, and a propagation delay of 45 ns with a maximum clock frequency of 40 MHz. A Complex Programmable Logic Device (CPLD) is a non-volatile programmable logic IC that combines multiple PAL-like macrocell arrays on a single die with a programmable interconnect matrix. The MAX 5000 architecture uses CMOS EPROM / UV-erasable cells (OTP variants denoted "LC" use one-time-programmable EPROM) to retain the configuration without a separate boot memory. CPLDs sit in the broader hierarchy of programmable logic: simple PLD (PAL/GAL) -> CPLD -> FPGA, and are preferred over FPGAs when deterministic pin-to-pin timing, instant-on behavior, and a small fixed logic capacity are sufficient. Key features of the EPM5064LC-2 include: 64 macrocells, 36 inputs, 28 I/O pins, 4 logic array blocks (LABs) each containing 16 macrocells, 45 ns combinational propagation delay (tPD), 40 MHz maximum internal frequency, and a programmable AND/OR array with per-macrocell flip-flop (D/T/JK/SR). Programming is performed via a JTAG-compatible or Altera-proprietary byte-wide programmer, and the device is OTP (one-time programmable) in the LC variant. Typical applications include legacy glue-logic replacement, address decoding and bus-interface adaptation, state-machine controllers in industrial control boards, and pin-compatible second-source designs for MAX 5000 sockets. The LC-2 speed grade is one bin slower than LC-1 and is often chosen where timing margin is acceptable and lower-cost / wider-availability parts are preferred. When designing with the EPM5064LC-2, plan for 4.75 V to 5.25 V single-supply operation, add 0.1 uF + 1 uF decoupling near each VCC/ GND pair, and verify timing with Altera MAX+PLUS II timing analysis. Confirm second-source availability before committing to the LC OTP process flow. This page consolidates distributor pricing, drop-in same-package alternatives, and design notes for engineers maintaining MAX 5000 designs — context not present in the original datasheet PDF.
EPM5064LI - 64-Macrocell MAX 5000 CPLD, 5V, PLCC-44 | Altera
The Altera EPM5064LI is a UV-erasable/OTP Complex Programmable Logic Device (CPLD) from the classic MAX 5000 family, delivering 64 macrocells organized across 4 interconnected Logic Array Blocks (LABs). The device is housed in a 44-terminal Plastic J-Leaded Chip Carrier package (PLCC-44, package code QCCJ) and operates from a single 4.5V to 5.5V supply. Maximum clock frequency is rated at 33.3 MHz with a typical propagation delay of 55 ns, and the part provides 28 bidirectional I/O pins plus 7 dedicated inputs for a total of 36 usable inputs. According to the MAX 5000 datasheet, this CMOS device is built on a 1-micron EPIC process with 500-mA typical latch-up immunity at 125C. A CPLD (Complex Programmable Logic Device) is a non-volatile programmable logic IC that sits in the hierarchy between simple PAL/GAL devices and high-density FPGAs. CPLDs typically contain multiple macrocells with sum-of-products logic and a centralized interconnect fabric, providing fast, deterministic pin-to-pin propagation delays ideal for glue logic, bus decoding, and state-machine implementation. The MAX 5000 family was among the earliest commercially successful CPLD families, combining EPROM/EEPROM non-volatile configuration with predictable timing — a useful baseline for legacy industrial and telecom designs. Key features of the EPM5064LI include 64 macrocells, 4 LABs, 28 I/O pins, 7 dedicated inputs, 33.3 MHz maximum frequency, 55 ns propagation delay, 4.5V to 5.5V single-supply operation, industrial temperature grading, and J-bend PLCC-44 terminals. The non-volatile UV-erasable (windowed) or one-time-programmable (OTP) configuration memory eliminates the need for an external boot PROM and ensures instant-on behavior on power-up. The MAX architecture provides 100% interconnect within and between LABs. Technically, the EPM5064LI uses Altera's classic MAX architecture in which each macrocell contains a programmable AND/OR array feeding a configurable flip-flop with product-term steering. The 4 LABs share a global interconnect that provides 100% connectivity between any two macrocells, enabling highly flexible logic placement. The I/O structure is symmetrical, with 28 bidirectional pins that can be configured for input, output, or tri-state operation with independent output enable control. Typical applications include legacy industrial control glue logic, address decoding for microprocessor systems, bus interface and protocol bridging, state-machine controllers, and replacement of discrete TTL/CMOS logic in long-life-cycle equipment. The industrial temperature grade makes the part suitable for factory automation and outdoor control cabinets. When designing with this device, engineers should plan for the 55 ns propagation delay when computing critical timing margins and confirm the 5V supply requirement is compatible with surrounding logic. The PLCC-44 socket footprint simplifies prototyping and field replacement, which is important for legacy systems still in production. This page synthesizes distributor pricing, drop-in alternatives, and practical design notes not found in the manufacturer datasheet alone.
EPM5128GC - 128-Macrocell MAX 5000 CPLD | Altera | 68-Pin PGA
The Altera EPM5128GC is a high-speed, high-density CMOS EPLD from the MAX 5000 family, providing 128 macrocells and approximately 2,500 usable gates in a 68-pin ceramic PGA with windowed (erasable UV) package. It is built on Altera's classic MAX architecture, which uses a programmable AND/OR array with a fixed OR plane, and operates from a single 5V supply at commercial temperature grades. Per the manufacturer datasheet, the EPM5128GC is the standard (non-speed-graded) variant of the family; the -1 suffix denotes a power/performance option, while the GC suffix denotes the ceramic windowed PGA package for prototyping and lab use. What is a CPLD? A Complex Programmable Logic Device (CPLD) is a non-volatile programmable logic IC containing multiple PLD-like macrocell blocks interconnected by a central programmable interconnect matrix. CPLDs sit between small PAL/GAL devices and large FPGAs, offering deterministic pin-to-pin propagation delays, instant-on configuration (no boot flash needed), and high pin-to-gate density for glue-logic, address decoding, bus interface, and state-machine applications. Key features of the EPM5128GC include 128 macrocells organized in multiple Logic Array Blocks (LABs), 68 user I/O pins on the ceramic PGA package, and Altera's programmable I/O architecture supporting TTL and CMOS interface levels. The device supports user-programmable security bits and is in-system UV-erasable, making it well suited to engineering development environments where design iteration is expected. The MAX 5000 architecture uses a CMOS EEPROM-based configuration cell, so the device retains its logic pattern with no external boot PROM. The fixed interconnect provides predictable, consistent timing across operating conditions - a key advantage over SRAM-based FPGAs. With 128 macrocells, the EPM5128GC can implement substantial state machines, multi-channel address decoders, or peripheral bus bridges in a single chip. Typical applications include prototyping and design iteration of glue-logic designs, replacement of multiple discrete PAL/GAL devices, industrial bus-interface bridging (ISA, parallel port, custom), and educational platforms where UV erasure allows multiple programming cycles. The ceramic PGA package also makes the part useful for laboratory test fixtures and reference designs. When designing with the EPM5128GC, engineers should provide a clean 5V rail and respect the I/O pin count of 68, configure the device using MAX+PLUS II or the legacy Altera programming toolchain, and note that ceramic PGA sockets are required to allow UV erasure. For new designs, designers should consider the modern MAX II/MAX V equivalents in surface-mount packages. This page synthesizes distributor availability, parametric alternatives from the same MAX family, and practical design notes not found in the original manufacturer datasheet.
EPM5128GC-1 - 128-Macrocell CPLD, 62.5MHz, 5V MAX 5000 | Altera
The Altera EPM5128GC-1 is a UV-erasable CMOS Complex Programmable Logic Device (CPLD) from the classic MAX 5000 family, integrating 128 macrocells, 2.5K usable gates, and 7 dedicated inputs with up to 52 usable I/O pins in a PGA-96+ ceramic windowed package. It operates from a single 5 V nominal supply (4.75 V to 5.25 V), supports tPD propagation delays as low as 16 ns, and reaches a maximum clock frequency of 62.5 MHz (with the -1 speed grade). A CPLD (Complex Programmable Logic Device) is a non-volatile, instantly-on programmable logic IC that combines multiple PAL-style macrocell blocks with a central programmable interconnect matrix. In the system hierarchy it sits between simple SPLDs/GALs and larger FPGAs, offering predictable timing, deterministic logic implementation, and instant boot without external configuration memory. CPLDs are widely used as glue logic, bus-interface bridges, and state-machine controllers in industrial, telecom, and embedded designs where low power, fast propagation, and rugged pin-for-pin replacement behavior are required. Key features of the EPM5128GC-1 include 128 macrocells with 100% connectivity, 4.75-5.25 V single-supply operation, 100 mA IOL/25 mA IOH drive capability per pin, JTAG-compatible in-system programming on selected packages, and a programmable security bit for logic protection. The device supports both combinatorial and registered logic with per-macrocell flip-flops, and offers low-power CMOS technology with typical standby currents in the milliamp range. The ceramic PGA-96+ package includes an erasable quartz window for prototype or development reuse via UV erasure. Internally the EPM5128GC-1 is organized as multiple Logic Array Blocks (LABs) connected by the Programmable Interconnect Array (PIA). Each macrocell contains an AND/OR array with expander-product support, a programmable flip-flop, and an I/O control block that can be configured as input, output, or bidirectional. This architecture delivers deterministic, pin-locked timing - a defining MAX 5000 trait - which simplifies timing closure compared with SRAM-based FPGAs. Typical applications include address decoding and bus-interface glue logic in legacy 5V microcontroller and microprocessor systems, programmable state machines for industrial control, peripheral controllers (UART, timer, PWM), and replacement of multiple discrete 74LS/74HC TTL devices with a single reconfigurable part. The 5V tolerant I/O makes it ideal for retrofitting older 5V-only boards where 3.3V-only modern CPLDs cannot be used. When designing with the EPM5128GC-1, engineers should verify that the chosen package pinout matches the Altera MAX 5000 datasheet PGA-96+ pin map, add proper 0.1 uF decoupling on every supply pin, and use the Altera MAX+PLUS II or Quartus legacy support for design entry. Designers should also note that the ceramic windowed package is intended primarily for development - production boards typically migrate to the plastic-windowless equivalent for cost. This page synthesizes distributor pricing for EPM5128GC-1, same-family drop-in alternatives, parametric comparisons, and practical design notes that go beyond what the legacy Altera MAX 5000 datasheet alone provides.
EPM5128GC-2 - 128-Macrocell MAX 5000 CPLD, 50MHz, 5V | Altera
The Altera EPM5128GC-2 is a high-density, high-speed CMOS Erasable Programmable Logic Device (EPLD) from the legacy MAX 5000 family, integrating 2,500 usable gates and 128 macrocells in a single 68-pin PGA (Pin Grid Array) package. It operates with a 5V core supply and supports in-system propagation delays consistent with the -2 speed grade (tPD approximately 25 ns and a maximum toggle frequency near 50 MHz), making it suitable for glue-logic and state-machine replacement on 5V-tolerant boards. The MAX 5000 architecture combines EPROM-based configuration memory with a programmable AND/OR array, allowing designers to combine multiple SSI/MSI functions into a single device while retaining one-time programmable non-volatile storage. A CPLD (Complex Programmable Logic Device) is a non-volatile programmable logic IC that bridges the gap between discrete 74-series glue logic and larger FPGAs, integrating PAL/GAL-like macrocells with a wide AND-OR logic plane to implement combinational and registered logic. The MAX 5000 family uses ultraviolet-erasable EPROM cells for configuration and is considered a predecessor of the modern MAX 7000/MAX II families; it sits within the broader hierarchy of programmable logic devices (PLDs) -> CPLDs -> non-volatile logic ICs -> digital semiconductors. Key features include 2,500 gates, 128 macrocells, 68 programmable I/O pins, an enhanced -2 speed grade, and a 5V VCC tolerance suitable for legacy TTL/CMOS interfaces. Designers value the deterministic timing, low power consumption, and one-time programmable security for production designs. Technically, the EPM5128GC-2 leverages Altera's classic MAX architecture with buried macrocells and a programmable interconnect array (PIA) that routes sum-of-products terms across the device. Configuration is stored in UV-erasable EPROM cells, so the device is one-time programmable in production and erasable only with quartz-window exposure. Operating junction temperature spans 0C to +70C (commercial grade), and the ceramic PGA package (GC suffix) offers robust thermal performance for through-hole or socketed mounting. Typical applications include industrial 5V bus interface glue logic, legacy peripheral controllers (e.g., address decoding for ISA/VME), state-machine replacement in motor control, and retrofit designs that must match existing 5V CPLD footprints. It is also widely used in educational kits and aerospace/military programs where Altera's MAX 5000 silicon remains a long-lifecycle part. Designers should note that the EPM5128GC-2 requires a 5V supply rail and is not 3.3V tolerant; I/O banks share the VCC supply, so mixed-voltage interfacing demands external level shifters. For new designs, modern MAX II or MAX V equivalents in surface-mount packages are recommended, but the EPM5128GC-2 remains invaluable for maintenance and lifecycle-extension of legacy boards. This page synthesizes distributor pricing, same-brand MAX 5000 alternatives, and practical design notes not found in the manufacturer datasheet alone, helping engineers evaluate the EPM5128GC-2 for both legacy support and cost-down retrofits.
EPM5128GC2 - MAX 5000 CPLD 128 Macro Cells 50MHz 5V | Altera
The Altera (Intel) EPM5128GC2 is a member of the classic MAX 5000 family of high-speed, high-density CMOS Erasable Programmable Logic Devices (EPLDs) with 128 macro cells, 2.5K usable gates, a 50 MHz internal frequency, and 5V core supply, offered in a ceramic PGA package designated GC. The "GC" package code denotes a ceramic Pin Grid Array with a windowed (erasable) lid suitable for development, prototyping, and reprogrammable production flows. An EPLD (Erasable Programmable Logic Device) is a non-volatile programmable logic device that combines the architecture of a PAL (Programmable Array Logic) with an EPROM-style erasable cell, allowing engineers to implement glue logic, state machines, address decoding, bus interfacing, and other random-logic functions in a single chip. Within the broader programmable logic hierarchy, EPLDs sit between simple SPLDs/PALs and higher-density CPLDs and FPGAs, offering predictable timing, instant-on behavior, and zero in-system configuration overhead because the logic is stored in on-chip EPROM cells. Key features of the EPM5128GC2 include 128 macro cells organized into 8 Logic Array Blocks (LABs) of 16 macro cells each, 16 dedicated inputs, 64 I/O pins, a programmable interconnect array (PIA), a 5V VCC supply with 5V-tolerant I/O, a maximum internal toggle frequency of 50 MHz, propagation delays measured in tens of nanoseconds, and a programmable macrocell flip-flop with selectable D/T/JK/SR behavior. Per the datasheet, the part supports both combinatorial and registered logic with dedicated clear, preset, and clock controls per macro cell. The MAX 5000 architecture uses a sum-of-products AND/OR plane feeding a programmable macrocell register, with a global PIA that routes signals between LABs. This architecture provides fast, deterministic pin-to-pin timing that is independent of logic placement, which is highly desirable for asynchronous glue logic and bus interface designs. Unlike SRAM-based FPGAs, the EPM5128GC2 holds its configuration without external boot memory and is ready to drive outputs within nanoseconds of VCC ramp. Typical applications include legacy 5V bus-interface and address-decoding logic in industrial control backplanes, prototyping adapters and test fixtures where the ceramic PGA windowed package allows UV erasure and reuse, MIL/aerospace and high-reliability systems that still require mature 5V CPLD logic, replacement of discrete 74LS/74F glue-logic gates, and as a bridge between 5V and 3.3V buses using its 5V-tolerant I/O structure. When designing with this device, the ceramic PGA windowed package requires a UV eraser for reprogramming, so high-volume production generally migrates to one-time-programmable (OTP) plastic package variants such as EPM5128LC, while the GC2 remains the preferred choice for engineering development, breadboarding, and long-life military/aerospace programs. This page synthesizes distributor inventory, same-family drop-in alternatives (EPM5128GC, EPM5128GC-1), and practical design notes that go beyond what the MAX 5000 datasheet provides in isolation.
EPM5128GI - 128-Cell UV PLD, MAX 5000, CPGA-68 | Altera
The Altera EPM5128GI is a high-density, high-speed UV-erasable Complex Programmable Logic Device (CPLD) from the MAX 5000 family, providing 128 logic cells in a 68-pin ceramic Pin Grid Array (CPGA-68) windowed package. It offers a pin-to-pin propagation delay of 55 ns, operates from a single 5 V supply, and is designed for industrial temperature-grade applications requiring in-system reprogrammability through its UV-erasable EPROM technology. A CPLD (Complex Programmable Logic Device) is a non-volatile, factory-programmable integrated circuit that combines multiple PAL/GAL macrocell blocks with a programmable interconnect matrix, sitting in the programmable logic taxonomy between simple SPLDs/CPLDs and larger FPGAs. CPLDs are deterministic, have predictable timing (fixed propagation delay), retain configuration without external memory, and are typically used for glue logic, bus interfacing, address decoding, and state-machine implementation. The MAX 5000 family was Altera's first-generation high-density UV-erasable CPLD family, positioned for prototyping and production designs that benefit from windowed erasure and reprogramming. Key features of the EPM5128GI include 128 macrocells, 100% factory-tested logic, 5V CMOS technology, and a ceramic windowed package that allows repeated UV erasure for prototyping iterations. The CPGA-68 ceramic package provides robust mechanical and thermal performance suitable for industrial and military-grade applications. The device is also offered in plastic OTP (one-time-programmable) variants for high-volume production where re-programmability is not required. Architecturally, the MAX 5000 family uses Altera's classic EPLD architecture with Logic Array Blocks (LABs) and a global programmable interconnect array (PIA), which provides fully deterministic, hazard-free combinatorial and registered logic. The EPROM-based configuration cell technology ensures non-volatile storage of the user's logic design with no external boot PROM required. The 55 ns propagation delay supports interfaces up to approximately 18 MHz in combinatorial paths. Typical applications include industrial control logic, address decoding and bus interfacing in legacy 5V systems, prototyping platforms where iterative UV erasure is required, glue logic for microprocessor and microcontroller peripherals, state-machine controllers, and military/aerospace systems that require a windowed, reprogrammable, hermetic ceramic package. When designing with this device, account for the CPGA-68 socket requirement (it is not surface-mountable) and verify that your programmer supports the MAX 5000 family algorithm. The 5V-only supply and 55 ns speed grade place it in legacy designs; modern 3.3V systems should consider MAX 7000 or MAX II families instead. This page synthesizes distributor pricing, datasheet links, and same-family Altera alternatives for engineers evaluating or sourcing the EPM5128GI — practical context that goes beyond the original datasheet.
EPM5128GM/883 - 128-Macrocell MAX 5000 CPLD | Altera | Military
The Intel / Altera EPM5128GM/883 is a 128-macrocell high-density erasable programmable logic device (EPLD) from the classic MAX 5000 family, qualified to MIL-STD-883 Class B for military and aerospace applications. It provides 128 macrocells and up to 100 user I/O, an industry-leading density at introduction, packaged in a ceramic Pin-Grid Array (PGA) form factor with 192 pins per the verified Altera datasheet family. A CPLD (Complex Programmable Logic Device) is a non-volatile programmable logic IC that uses a sum-of-products architecture with a global interconnect fabric to implement combinational and sequential logic. CPLDs sit in the hierarchy between simple PLDs (PALs/GALs) and SRAM-based FPGAs, providing deterministic timing, instant-on configuration from on-chip EPROM cells, and high fan-in macrocell structures. The MAX 5000 family was one of Altera's first high-density erasable CPLD lines, built on a UV-erasable CMOS EPROM process that allowed field re-programming via windowed ceramic packages. Key features of the EPM5128GM/883 include 128 macrocells with up to 5,000 usable gates, 100% factory-tested operation over the military -55C to +125C temperature range, JTAG-compliant boundary-scan test support, and programmable power management with macrocell-level clock-enable control. The 192-pin ceramic PGA package provides mechanical robustness for high-shock and high-vibration environments typical of avionics and defense electronics. Architecturally, the EPM5128GM/883 uses Altera's classic Logic Array Block (LAB) and Programmable Interconnect Array (PIA) structure, with each macrocell containing a programmable AND/OR array feeding a configurable flip-flop. Configuration data is stored in on-chip EPROM cells, enabling the part to retain its logic pattern without external memory and to be re-programmed after UV erasure through the ceramic windowed package. Typical applications include military avionics bus interfaces, radar signal preprocessing, missile guidance logic, naval combat-system glue logic, and space-grade digital control. The combination of high density, MIL-STD-883 screening, and non-volatile EPROM configuration makes the EPM5128GM/883 particularly suited to long-lifecycle defense programs where component stability and traceability outweigh the need for state-of-the-art density. Designers should note that the EPM5128GM/883 uses 5 V TTL-compatible I/O and requires a +12 V VPP programming supply during device programming; the 192-pin PGA footprint requires through-hole PCB assembly, which impacts board density and assembly cost compared to surface-mount equivalents. This page synthesizes distributor pricing, MIL-STD-883 screening details, and drop-in / same-family alternatives that go beyond what the manufacturer datasheet alone provides for legacy defense procurement.
EPM5128GM/883B - Military MAX 5000 EPLD 128 Macrocell | Altera
The Altera EPM5128GM/883B is a 128-macrocell high-density, high-speed CMOS Erasable Programmable Logic Device (EPLD) from the MAX 5000 family, supplied in a ceramic Pin Grid Array (PGA) package and screened to MIL-STD-883 Class B for defense and aerospace applications. It provides 100% factory-tested replacements for 7400-series SSI/MSI TTL and CMOS logic while integrating up to 100 equivalent PAL/GAL devices into a single package. The device operates over the military -55C to +125C temperature range and is offered as a user-configurable, high-performance Multiple Array Matrix architecture device. What is an EPLD? An EPLD (Erasable Programmable Logic Device) is a non-volatile, electrically erasable CMOS logic device that combines the integration density of gate arrays with the design flexibility of programmable logic. The MAX 5000 family sits in the hierarchy of programmable logic devices (EPLD -> PLD -> programmable logic -> digital IC -> semiconductor), bridging the gap between early PAL/GAL parts and modern FPGAs/CPLDs. EPLDs retain their configuration in on-chip non-volatile memory and require no external boot PROM, which is why they remain attractive for military and avionics applications. Key features of the EPM5128GM/883B include 128 macrocells, 16 dedicated inputs, and a propagation delay in the nanosecond range suited for high-speed bus decoding and state-machine replacement. The MAX 5000 Multiple Array Matrix (MAX) architecture combines the flexibility of macrocell-based logic with predictable, pin-locked timing - a critical property for synchronous military systems where routing-induced delay skew is unacceptable. The part is windowed ceramic and field-programmable through standard Altera programming hardware. Typical applications include military and avionics bus interface logic (1553B, ARINC 429 glue logic), radar signal pre-processing, sonar systems, missile guidance electronics, nuclear-hardened control systems, and any high-reliability design that previously relied on racks of 7400-series TTL. The MIL-STD-883B screening guarantees performance under vibration, thermal cycling, and extended temperature exposure. When designing with the EPM5128GM/883B, engineers must provide a socket for the ceramic PGA or use a compatible adapter footprint, and program the device using legacy Altera programming tools such as MAX+PLUS II. The /883B suffix indicates full Class B processing - if your system only needs industrial temperature ranges, the commercial EPM5128GM may suffice at lower cost.
EPM5128GM883B - 128-Macrocell UV EPLD MAX 5000 | Altera
The Altera EPM5128GM883B is a UV-erasable programmable logic device (EPLD) from the MAX 5000 family, featuring 128 macrocells, 52 I/O lines, 7 dedicated inputs, and a propagation delay of 55 ns, housed in a ceramic PGA-883 package and qualified to MIL-STD-883 Class B. The device is organized as 8 Logic Array Blocks (LABs) interconnected by a Programmable Interconnect Array (PIA), supports one external clock input, and operates from a single 5 V supply using CMOS technology. An EPLD (Erasable Programmable Logic Device) is a non-volatile programmable logic IC that combines AND/OR array logic with macrocell flip-flops. EPLDs sit at the bottom of the programmable logic hierarchy: macrocell -> CPLD -> programmable logic -> digital IC. Unlike SRAM-based FPGAs that require a configuration ROM, EPLDs retain their logic on power-down and boot in microseconds, which is critical for power-on control logic and glue logic replacement. Key features of the EPM5128GM883B include 128 macrocells of user logic, 59 total inputs (52 user I/O + 7 dedicated), 8 LABs, a PIA that distributes signals between every LAB with uniform delay, and 55 ns pin-to-pin propagation delay. The MAX 5000 architecture provides predictable timing because every signal path traverses the same PIA, simplifying static timing analysis versus SRAM FPGA fabric. Technically, the EPM5128GM883B uses UV-erasable EPROM cells for configuration retention and CMOS I/O for low static power. The GM883B suffix designates a ceramic pin grid array package and MIL-STD-883 Class B processing for military and aerospace programs. The dedicated clock pin feeds a global clock network that drives every macrocell register with low skew. Typical applications include military and aerospace avionics, industrial control glue logic, bus interface adapters, state-machine controllers, and address decoding for microprocessor systems. Designers select the EPM5128GM883B when a moderate-density, non-volatile, deterministic-timing logic device is required for harsh-environment programs. When designing with this part, budget for a UV eraser window on the top of the package because the device must be exposed to UV-C light for ~20 minutes to erase. Also verify that 55 ns propagation delay meets the system timing budget; if not, consider the -2 speed grade variant with 45 ns delay.
EPM5128JC - 128-Macrocell MAX 5000 CPLD, 35ns, PLCC-68 | Altera
The Altera EPM5128JC is a 128-macrocell, high-density CMOS Erasable Programmable Logic Device (EPLD) from the MAX 5000 family, housed in a 68-pin ceramic J-leaded PLCC package and rated for commercial operating temperature. According to the manufacturer datasheet, the device integrates 128 macrocells, 8 dedicated input pins, and a programmable AND/OR/XOR logic fabric with a typical propagation delay of 35 ns through the logic array, delivering deterministic combinational and registered logic for glue-logic replacement and bus-interface consolidation. What is a CPLD? A Complex Programmable Logic Device (CPLD) is a non-volatile, instantly-on programmable logic IC that sits hierarchically below FPGAs and above discrete SSI/MSI glue logic in the digital design stack. CPLDs use EPROM or EEPROM (or flash) configuration memory, so they retain their logic on power-up without external boot devices, and they typically provide predictable timing with pin-to-pin delays in the 5-15 ns range, making them ideal for address decoding, bus arbitration, and state-machine implementation. The MAX 5000 series was Altera's second-generation high-density family, predecessor to the MAX 7000/MAX 3000A series. Key features of the EPM5128JC include 100% factory-tested logic, 128 macrocells with programmable I/O architecture, a global clock network, and an in-system-erasable EPROM cell that allows unlimited reconfiguration under UV erasure for ceramic-windowed packages. The device operates from a single 5 V supply, supports both combinatorial and registered logic per macrocell, and provides JTAG-compatible boundary-scan testability per IEEE 1149.1. The architectural foundation is a programmable AND/OR array: each macrocell contains a sum-of-products logic block, a programmable flip-flop, and an output enable / polarity control. The interconnect fabric uses Altera's classic Universal FastTrack (in MAX 5000) routing, which guarantees fixed and predictable timing for every signal path regardless of logic placement, an important consideration when migrating from discrete PAL/GAL devices. Typical applications include legacy 5 V bus-interface bridging (ISA, VME, STD), state-machine controllers in industrial PLCs, peripheral glue-logic consolidation in printers and disk controllers, address decoding for 8-bit and 16-bit microprocessor systems, and pin-compatible replacements for multiple TTL/MSI packages. The ceramic PLCC-68 (JC) package is well-suited for prototypes and high-reliability applications where plastic packages are unsuitable. Designers should note that the MAX 5000 family is an obsolete legacy family; current designs should target MAX 3000A, MAX II, or MAX V CPLDs in equivalent logic densities, or use small low-cost FPGAs (Cyclone IV / MAX 10) when supply assurance matters. The ceramic JLCC windowed package is preferred for engineering development because UV erasure allows iterative reprogramming; production plastic-encapsulated variants should be sourced for volume runs. This page synthesizes distributor availability, drop-in cross-family alternatives, and practical design notes not consolidated in the original Altera datasheet, enabling engineers evaluating legacy MAX 5000 designs to identify drop-in replacements and migration paths.
EPM5128JC-1 - 128-Macrocell MAX 5000 CPLD 40ns | Altera
The Altera EPM5128JC-1 is a high-density UV-erasable CMOS Complex Programmable Logic Device (CPLD) from the MAX 5000 family, providing 128 macrocells and 2,500 usable gates in a 68-pin ceramic windowed CQCCJ (J-Lead) package. Per the Altera MAX 5000 datasheet, the device operates from a single 5 V supply (4.75 V to 5.25 V) and supports pin-to-pin propagation delays of 40 ns at the commercial speed grade -1, with a maximum toggle frequency of 62.5 MHz. The non-volatile, erasable architecture makes it suitable for prototyping and field-programmable production runs where in-system re-programmability is desired. What is a CPLD? A Complex Programmable Logic Device is a non-volatile programmable logic device that uses a sum-of-products (AND/OR) architecture with on-chip EEPROM or EPROM cells to retain the configuration permanently without external boot memory. CPLDs sit between simple SPLDs/GALs and larger FPGAs in the programmable logic hierarchy, offering deterministic timing, very low power consumption, and instant-on behavior at boot. The MAX 5000 family was Altera's third-generation CPLD, superseded by MAX 7000 and later MAX II families, but remains in use in legacy industrial, telecom, and aerospace systems. Key features of the EPM5128JC-1 include 128 macrocells organized in Logic Array Blocks (LABs), programmable interconnect with predictable timing, a JTAG-compatible programming interface, and 100% AC testability at production. The ceramic windowed J-lead package (CQCCJ-68) allows the EPROM-based configuration to be erased with UV light, supporting iterative prototyping and program updates that flash-based CPLDs cannot match. Architecturally, the device combines multiple PAL-like macrocells with a global programmable interconnect array (PIA), giving designers 5 ns internal register-to-register delay budgets that are independent of routing path length. This deterministic timing model simplifies static timing closure versus FPGA fabrics. Typical applications include legacy industrial glue logic, address decoding and bus interfacing for microprocessors/microcontrollers, state-machine controllers in telecom infrastructure, prototyping of TTL/74-series replacement logic, and aerospace/military systems that require UV-erasable, non-volatile programmable logic with long-term traceability. Today the part is mainly sourced through distributors stocking end-of-life inventory. When designing with this part, prefer the latest revision tool flow (MAX+PLUS II or Quartus II legacy support) and budget for ceramic package clearance. UV erasure requires the quartz window to remain uncovered during reprogramming cycles. This page synthesizes distributor pricing, parametric comparison with same-family MAX devices, and lifecycle guidance not consolidated in the original datasheet.
EPM5128JC-2 - 128-Macrocell UV PLD, 45ns, CQCC-68 | Altera
The Altera EPM5128JC-2 is a high-density, UV-erasable programmable logic device (PLD) from the classic MAX 5000 family, offering 128 macrocells, 7 dedicated inputs, and a maximum propagation delay of 45 ns in a 68-terminal ceramic quad flat pack (CQCC) windowed package. It operates at a maximum clock frequency of 50 MHz and is implemented in CMOS technology optimized for high-speed, high-density glue-logic applications. The J-suffix package with C-windowed top is intended for engineering development and field re-programmability via ultraviolet erasure. A PLD (Programmable Logic Device) is a generic class of digital semiconductor that allows the designer to implement custom combinatorial and sequential logic by programming an on-chip AND/OR array, in this case a sum-of-products macrocell fabric. Within the broader programmable logic hierarchy, the EPM5128 sits at the entry-level/mid-density tier between classic PAL/GAL devices and modern SRAM-based FPGAs, and is part of the one-time-programmable (OTP) or UV-erasable segment that was eventually superseded by EEPROM/Flash-based MAX 7000/MAX 3000 and SRAM-based FLEX/ACEX families. Key features of the EPM5128JC-2 include 128 macrocells of sum-of-products logic, a 45 ns pin-to-pin propagation delay, 50 MHz maximum internal counter frequency, 7 dedicated data inputs, and 7.5 ns input setup time. The device also provides 12 mA DC output drive on each I/O pin, support for both combinatorial and registered macrocell configurations, and an internal global clock network. The J-suffix windowed ceramic package allows up to 1000 erase/program cycles for iterative development and field firmware changes. From an architecture perspective, the EPM5128JC-2 uses a programmable AND array feeding a fixed OR array within each macrocell, with output polarity and feedback paths that are user-configurable. The 50 MHz fCNT figure is derived from the internal counter path rather than the slower tPD path, so designers should follow the 45 ns tPD specification for combinational paths and the 50 MHz figure for registered/counter paths. The 7 dedicated inputs are useful for synchronous control signals such as clock, clock enable, asynchronous clear, and output enable that need to be routed to every macrocell. Typical applications for the EPM5128JC-2 include bus-interface glue logic in 5 V VME and Multibus II systems, state-machine controllers in industrial automation, address decoding for legacy 8-bit and 16-bit microprocessors such as the 8086, 68k, and 68000, peripheral chip-select generation, and DMA/arbitration logic. The wide 5 V tolerance, 128 macrocell density, and 45 ns tPD made it a workhorse for board-level designers in the late 1980s and early 1990s, and windowed ceramic parts remain in service today in long-lifecycle military and aerospace programs where PCB redesign is impractical. A key design consideration is that the J-windowed ceramic package is larger and more expensive than plastic PLCC alternatives, so production builds should migrate to the LC (PLCC-68) or GM (PGA-68) variants once the design is stable. Designers should also budget for the 7 dedicated input pins being non-allocatable as I/O, which reduces effective I/O count compared to the raw macrocell figure. This page synthesizes distributor pricing, package-level drop-in alternatives from the MAX 5000 family, and practical design notes for legacy PLD migration that are not present in the original Altera datasheet.
EPM5128JI - 128-Macrocell MAX 5000 UV PLD | Intel / Altera
The Intel / Altera EPM5128JI is a 128-macrocell high-speed, high-density UV-erasable programmable logic device (PLD) from the classic MAX 5000 family. The part provides 128 macrocells of combinational and registered logic in a 68-terminal ceramic CQCC windowed (J-lead) package and operates with a typical propagation delay of 55 ns and a maximum clock frequency of 40 MHz on a CMOS process. The "J" suffix denotes the ceramic J-leaded CQCC carrier and the "I" indicates the industrial operating temperature grade. A UV-programmable Logic Device (PLD) is an early-generation programmable logic IC that uses floating-gate CMOS memory cells to store the user's logic. UV PLDs like the EPM5128JI are erased by exposing the die through a quartz window to ultraviolet light, then reprogrammed - which is why EPM5128JI is shipped in a ceramic windowed package. UV PLDs sit in the hierarchy: PLD -> programmable logic -> digital logic IC -> semiconductor. They preceded modern SRAM-based CPLDs and FPGAs and are still found in long-lifecycle industrial and military programs. Key features include 128 macrocells, 55 ns pin-to-pin propagation delay (tPD), 40 MHz maximum internal operating frequency, CMOS technology with low standby current, JTAG-less in-system configuration support via the Altera MAX+plus II programming flow, and a 68-terminal ceramic CQCC (J-lead, windowed) package. The windowed ceramic carrier allows repeated erasure and reprogramming, which is why this package form factor remains common in legacy test, military, and avionics designs where code revisions are expected over a 20-30 year program lifetime. The EPM5128JI uses Altera's classic MAX architecture: a global interconnect array feeding an AND/OR logic fabric followed by a configurable output macrocell with a programmable flip-flop. Because the device is pin-compatible with later MAX 5000 speed grades (-2, -1) and compatible with Altera's industry-standard MAX+plus II development flow, it remains a known quantity in maintenance and retrofit programs. Typical applications include industrial control logic, legacy glue logic in military and avionics systems, custom state machines, address decoding, and bus-interface bridging. The wide operating temperature range and ceramic package make the EPM5128JI suitable for harsh-environment programs. When designing with this device, note that 55 ns tPD is too slow for any high-speed synchronous interface - it is best used for control-plane logic, address decoding, and slow asynchronous glue. Programming requires a UV eraser and an Altera-compatible programmer, so for new designs consider the EPM5128JC (plastic PLCC) or a modern MAX II/MAX V CPLD instead. This page synthesizes distributor pricing, drop-in alternatives from the same MAX 5000 family, and practical design notes that are not found in the original manufacturer datasheet.
EPM5128JI-2 - 128-Macrocell UV PLD, 45ns, MAX 5000 | Altera
The Altera EPM5128JI-2 is a UV-erasable programmable logic device (PLD) from the classic MAX 5000 family, providing 128 macrocells, 7 dedicated inputs, 52 user I/O pins, and a 45 ns propagation delay in a ceramic J-leaded (JI) through-hole package. The part operates from a single 4.5 V to 5.5 V supply, supports a maximum clock frequency of 50 MHz, and is characterized across the industrial -40 C to +85 C temperature range, making it suitable for legacy industrial, telecom, and military systems still in long-term production or sustainment programs. A PLD (Programmable Logic Device) is a class of digital integrated circuit whose logic function is defined after manufacturing by the end user. PLDs sit in the broader hierarchy of digital logic devices: PLD -> CPLD (Complex PLD) -> programmable logic -> semiconductor. The MAX 5000 series uses a CMOS EPROM cell with UV-erasable window (JI suffix) and represents Altera's second-generation high-density PLD architecture, predating the modern MAX 7000/3000A families that later moved to in-system programmability (ISP) and lower-cost plastic packages. Key features include 128 macrocells of combinational and registered logic, 52 bidirectional I/O pins organized into architecturally flexible logic array blocks (LABs), and a worst-case pin-to-pin propagation delay (tPD) of 45 ns. The device is built on an EPROM-based CMOS process, is one-time field-programmable through a standard PLD programmer, and is erased by exposure to UV light through the ceramic package window. The JI package is a ceramic J-lead through-hole form factor with an integrated quartz erasure window, optimized for engineering development and long-term aerospace/defense programs requiring field-reprogrammability. From an architectural standpoint, the MAX 5000 family introduced Altera's segmented interconnect and LAB-based macrocell structure that became the blueprint for later MAX 7000 designs. Each macrocell contains a programmable AND/OR array, a flip-flop, and an I/O control block, with product-term allocation across LABs to optimize wide logic functions. The JI-2 speed grade represents the slower (lower-cost) industrial-speed bin, while 'JI' indicates the ceramic J-lead industrial-temperature package - all three designators together define the full ordering part number. Typical applications include legacy glue logic replacement in industrial controllers, telecom interface adapters, prototype and breadboard designs where the UV window enables rapid design iteration, and aerospace/defense sustainment programs where MAX 5000 parts remain on qualified parts lists. The 52 I/O pins are well matched to bus-interface, address-decoding, and state-machine consolidation tasks. When designing with this part, note that EPM5128JI-2 is a mature, NRND/EOL-era device - new designs should consider MAX 7000AE or MAX II/MAX V CPLDs as modern equivalents. Programming requires a legacy PLD programmer (e.g., Altera PL-ASAP or BP-1200) and the MAX+PLUS II software toolchain, both of which are end-of-life. The ceramic JI package is not drop-in compatible with plastic J-lead (JC) or PLCC packages - PCB footprint and pinout orientation differ. This page synthesizes distributor availability, same-family MAX 5000 drop-in alternatives, and design-sustainment notes not consolidated on any single datasheet or distributor listing.