EPM9560GC280-20 vs EPM9560GC280-20N Comparison
Detailed side-by-side comparison of EPM9560GC280-20 by Altera and EPM9560GC280-20N by Altera. Compare key specifications, electrical parameters, packaging, lifecycle status, pricing, and availability to determine the best component for your design requirements.
Specification Comparison
| Parameter | EPM9560GC280-20 | EPM9560GC280-20N |
|---|---|---|
| Brand | Altera | Altera |
| Category | FPGA & CPLD | FPGA & CPLD |
| Lifecycle Status | Obsolete | Nrnd |
| Stock Status | In Stock | In Stock |
| Unit Price (USD) | $360.00 | $285.00 |
| Family | MAX 9000 | MAX 9000 |
| Device Type | CPLD (Complex Programmable Logic Device) | CPLD (Complex Programmable Logic Device) |
| Usable Gates | 12,000 | 6,000 to 12,000 |
| Macrocells | 560 | 560 |
| Maximum User I/O | 212 | β |
| Pin-to-Pin Delay | 20 ns (speed grade -20) | β |
| Counter Frequency (max) | 100 MHz | β |
| Supply Voltage (VCCINT) | 4.75 V to 5.25 V (5.0 V nominal) | β |
| I/O Voltage | 3.3 V or 5.0 V configurable | 3.3 V or 5 V (configurable) |
| Process Technology | CMOS EEPROM | β |
| Package | 280-pin CPGA (Ceramic Pin Grid Array) | 280-pin CPGA (Ceramic Pin Grid Array) |
| Operating Temperature | [DATA_NEEDED: commercial/industrial/military grade] | [DATA_NEEDED: industrial/commercial grade] |
| In-System Programming | Yes, via IEEE 1149.1 JTAG | β |
| Mounting Type | Through-Hole (CPGA socket) | β |
| RoHS Status | [DATA_NEEDED: CPGA package historically contains Pb; likely non-compliant] | [DATA_NEEDED] |
| Architecture | β | Multiple Array MatriX (MAX), 3rd generation |
| Technology | β | CMOS EEPROM-based |
| User I/O Pins | β | 212 |
| Pin-to-Pin Delay (tPD) | β | 20 ns |
| Maximum Counter Frequency | β | 144 MHz |
| Supply Voltage (VCC) | β | 4.75 V to 5.25 V |
| In-System Programmability | β | Yes (5.0-V ISP via IEEE 1149.1 JTAG) |
| Configuration Memory | β | EEPROM (non-volatile, instant-on) |
| PCI Compliance | β | Yes |