Altera

EPM9320RI208-10N - MAX 9000 CPLD 320 Macro Cells | Altera

Référence : EPM9320RI208-10N ✓ Actif

En stock Expédié sous 1 à 3 jours ouvrés

5 V Vdss 208-pin RQFP (PowerQuad II) Package 100 MHz Speed EEPROM (non-volatile) Memory

À partir de $27.2 USD / unité

MOQ : 1 |

Prix mis à jour : 2026-09-13

Tarifs dégressifs

Qté	Prix unitaire	Total
1	$42.5	$42,50
10	$38.25	$382,50
100	$34	$3 400,00
500	$30.6	$15 300,00
1 000	$27.2	$27 200,00

ℹ️ Tous les prix sont en USD

Voir la fiche technique (PDF) Voir les alternatives

Quantité

EPM9320RI208-10N Présentation

The Altera EPM9320RI208-10N is a MAX 9000 family Complex Programmable Logic Device (CPLD) offering 6,000 usable gates and 320 macro cells with a 10 ns pin-to-pin propagation delay, housed in a 208-pin RQFP (PowerQuad II) package. It operates from a 5 V supply and supports system clock frequencies up to 100 MHz.

A CPLD (Complex Programmable Logic Device) is a programmable logic IC that combines multiple PAL-like logic blocks with a programmable interconnect matrix on a single die. In the broader hierarchy, a CPLD sits between simple programmable logic devices (SPLDs) and full FPGAs: CPLDs offer deterministic, non-volatile timing and instant-on operation, while FPGAs provide higher logic density. The MAX 9000 family extends the classic MAX 7000 architecture with higher macro cell counts and multiple I/O banks, targeting glue-logic consolidation, bus bridging, and state-machine implementations.

The EPM9320RI208-10N provides 320 macro cells organized into 20 logic array blocks (LABs), each containing 16 macro cells. The device supports in-system programmability (ISP) via the JTAG interface, allowing field upgrades without removing the part from the board. Its 10 ns propagation delay and 100 MHz system clock capability make it suitable for high-speed address decoding, DMA arbitration, and peripheral interface logic.

The MAX 9000 architecture uses a 5 V core with 5 V-tolerant I/O, ensuring direct compatibility with legacy TTL and CMOS logic levels. The 208-pin RQFP package provides up to 160 user I/O pins, enabling wide bus interfaces without external multiplexing. Non-volatile EEPROM configuration means the device is operational immediately at power-up, eliminating the configuration PROM required by SRAM-based FPGAs.

Typical applications include industrial control backplanes, telecommunications line cards, test and measurement instrumentation, and legacy system maintenance where the original design must be preserved. The device is widely used as a drop-in replacement in existing MAX 9000 designs and as a bridge between modern processors and legacy peripherals.

When designing with this CPLD, ensure the JTAG chain is properly terminated and that the 5 V supply is well decoupled. Because the part is a mature, non-volatile device, designers should verify availability and consider pin-compatible MAX 9000 variants for long-lifecycle programs.

This page synthesizes distributor pricing, drop-in alternatives, and practical design notes not found in the manufacturer datasheet, providing a single reference for engineers maintaining or sourcing MAX 9000 designs.

Alternatives de remplacement direct pour EPM9320RI208-10N — même boîtier, compatible broche à broche. Les références à boîtier différent nécessitant une retouche du PCB sont exclues.

Variantes de cette série

Modèles de la même série directement compatibles avec EPM9320RI208-10N (même facteur de forme et même empreinte) — différant par Package, In-System Programmability, Propagation Delay (tPD), Device Type, Supply Voltage.

EPM9320ARC208-10N

Altera

Package: 208-pin RQFP (BFQFP with exposed pad)

Propagation Delay (tPD): 10 ns

Device Type: CPLD (Complex Programmable Logic Device)