Intel

EPM9320RI208-20 - MAX 9000 CPLD, 320 Macrocells, 20ns | Intel

Référence : EPM9320RI208-20 ✗ Fin de vie

En stock Expédié sous 1 à 3 jours ouvrés

5.0 V Vdss 208-pin RQFP (Power Quad Flat Pack) Package 100 MHz Speed

À partir de $18.95 USD / unité

MOQ : 1 |

Prix mis à jour : 2026-09-13

Tarifs dégressifs

Qté	Prix unitaire	Total
1	$38.5	$38,50
10	$32.75	$327,50
100	$27.2	$2 720,00
500	$22.4	$11 200,00
1 000	$18.95	$18 950,00

ℹ️ Tous les prix sont en USD

Voir la fiche technique (PDF) Voir les alternatives

Quantité

EPM9320RI208-20 Présentation

The Intel (formerly Altera) EPM9320RI208-20 is a high-performance CMOS EEPROM-based Complex Programmable Logic Device (CPLD) from the MAX 9000 device family, housed in a 208-pin RQFP package with 320 macro cells, 6,000 usable gates, and a 20 ns pin-to-pin propagation delay. The device is built on Altera's third-generation Multiple Array MatriX (MAX) architecture and supports 5.0-V in-system programmability (ISP) through a built-in IEEE Std. 1149.1 JTAG interface.

A CPLD (Complex Programmable Logic Device) is a non-volatile, instantaneously-on programmable logic device that combines multiple PAL-like macrocell arrays on a single chip with a programmable interconnect matrix. CPLDs sit hierarchically below FPGAs in the programmable logic taxonomy, offering deterministic timing, lower power, and simpler glue-logic integration than FPGAs, while delivering far higher logic density than legacy SPLDs/PALs. They are commonly used as bus bridges, address decoders, and state-machine controllers in digital systems.

Key features of the EPM9320RI208-20 include four dedicated low-skew global input pins (typically used for clocks, clear, and output-enable distribution), a maximum internal operating frequency of 100 MHz, in-system programmability via JTAG, and industrial-grade temperature operation. The 5.0-V VCCIO core supply makes it directly compatible with TTL/CMOS logic families popular in legacy industrial designs.

The MAX 9000 architecture employs an enhanced EEPROM process and a fast interconnect matrix to deliver predictable timing across all 320 macro cells. Each Logic Array Block (LAB) contains 16 macro cells feeding the Programmable Interconnect Array (PIA), and the device includes 52 I/O pins in the 208-pin RQFP footprint with multiple I/O standards supported.

Typical applications include industrial automation controllers, glue-logic integration in microprocessor designs, bus-interface bridging, address decoding, and state-machine implementation in telecommunications and embedded systems. The non-volatile EEPROM configuration cell ensures instant-on behavior with no external boot PROM required.

When designing with this device, ensure that VCC rises monotonically during power-up and that the JTAG pins (TDI, TMS, TCK, TDO) are correctly terminated to support in-system programming. The four dedicated input pins provide low-skew clock distribution across the entire device and should be preferred for global timing signals.

This page synthesizes distributor pricing, drop-in pin-compatible alternatives, and practical design notes not found in the manufacturer datasheet, enabling faster sourcing decisions for legacy 5-V MAX 9000 designs.

Alternatives de remplacement direct pour EPM9320RI208-20 — même boîtier, compatible broche à broche. Les références à boîtier différent nécessitant une retouche du PCB sont exclues.

Variantes de cette série

Modèles de la même série directement compatibles avec EPM9320RI208-20 (même facteur de forme et même empreinte) — différant par Package, In-System Programmability, Operating Temperature, RoHS Status, Usable Gates.

EPM9320ARI208-10N

Altera

Package: 208-pin RQFP (S-PQFP-G208)

Operating Temperature: -40 C to +85 C (industrial)

RoHS Status: unknown