EPM9320RI208-10N - MAX 9000 CPLD 320 Macro Cells | Altera
MPN: EPM9320RI208-10N β Active| Qty | Unit Price | Extended |
|---|---|---|
| 1 | $42.5 | $42.50 |
| 10 | $38.25 | $382.50 |
| 100 | $34 | $3,400.00 |
| 500 | $30.6 | $15,300.00 |
| 1,000 | $27.2 | $27,200.00 |
Drop-in alternatives for EPM9320RI208-10N β same package, pin-to-pin compatible. Different-package parts requiring PCB rework are excluded.
Quick Comparison Tool β Select alternative parts for side-by-side comparison:
EPM9320RC208-10N
β Drop-Inπ Reference alternative (not in catalog)
EPM9320ARI208-10N
β Drop-Inβ In Stock
$16.2 / Unit
View Datasheet βEPM9320ARC208-10N
β Drop-Inβ In Stock
$19.45 / Unit
View Datasheet βEPM9320RC208-20N
β Drop-Inβ In Stock
Contact for price
View Datasheet βEPM9320RC208-15N
β Drop-Inβ In Stock
Contact for price
View Datasheet βEPM9320RI208-10N Maximum Ratings & Electrical Characteristics
| Family | MAX 9000 |
| Device Type | Complex Programmable Logic Device (CPLD) |
| Usable Gates | 6,000 |
| Macro Cells | 320 |
| Logic Array Blocks (LABs) | 20 |
| Pin-to-Pin Propagation Delay (tPD) | 10 ns |
| Maximum System Clock Frequency | 100 MHz |
| Supply Voltage | 5 V |
| I/O Voltage | 5 V |
| User I/O Pins | 160 |
| Package | 208-pin RQFP (PowerQuad II) |
| Mounting Type | Surface Mount |
| Configuration Memory | EEPROM (non-volatile) |
| In-System Programmability | Yes (JTAG/ISP) |
| Operating Temperature Range | -40C to +85C (industrial) |
| RoHS Status | Compliant (N suffix = lead-free) |
| Lead Finish | Lead-free (matte tin) |
EPM9320RI208-10N Pin Configuration
| Pin 1 | I/O β User I/O pin (Bank 1) |
| Pin 2 | I/O β User I/O pin (Bank 1) |
| Pin 3 | I/O β User I/O pin (Bank 1) |
| Pin 4 | I/O β User I/O pin (Bank 1) |
| Pin 5 | I/O β User I/O pin (Bank 1) |
| Pin 6 | I/O β User I/O pin (Bank 1) |
| Pin 7 | I/O β User I/O pin (Bank 1) |
| Pin 8 | I/O β User I/O pin (Bank 1) |
| Pin 9 | I/O β User I/O pin (Bank 1) |
| Pin 10 | I/O β User I/O pin (Bank 1) |
| Pin 11 | I/O β User I/O pin (Bank 1) |
| Pin 12 | I/O β User I/O pin (Bank 1) |
| Pin 13 | I/O β User I/O pin (Bank 1) |
| Pin 14 | I/O β User I/O pin (Bank 1) |
| Pin 15 | I/O β User I/O pin (Bank 1) |
| Pin 16 | I/O β User I/O pin (Bank 1) |
| Pin 17 | I/O β User I/O pin (Bank 1) |
| Pin 18 | I/O β User I/O pin (Bank 1) |
| Pin 19 | I/O β User I/O pin (Bank 1) |
| Pin 20 | I/O β User I/O pin (Bank 1) |
| Pin 21 | I/O β User I/O pin (Bank 1) |
| Pin 22 | I/O β User I/O pin (Bank 1) |
| Pin 23 | I/O β User I/O pin (Bank 1) |
| Pin 24 | I/O β User I/O pin (Bank 1) |
| Pin 25 | I/O β User I/O pin (Bank 1) |
| Pin 26 | I/O β User I/O pin (Bank 1) |
| Pin 27 | I/O β User I/O pin (Bank 1) |
| Pin 28 | I/O β User I/O pin (Bank 1) |
| Pin 29 | I/O β User I/O pin (Bank 1) |
| Pin 30 | I/O β User I/O pin (Bank 1) |
| Pin 31 | I/O β User I/O pin (Bank 1) |
| Pin 32 | I/O β User I/O pin (Bank 1) |
| Pin 33 | I/O β User I/O pin (Bank 1) |
| Pin 34 | I/O β User I/O pin (Bank 1) |
| Pin 35 | I/O β User I/O pin (Bank 1) |
| Pin 36 | I/O β User I/O pin (Bank 1) |
| Pin 37 | I/O β User I/O pin (Bank 1) |
| Pin 38 | I/O β User I/O pin (Bank 1) |
| Pin 39 | I/O β User I/O pin (Bank 1) |
| Pin 40 | I/O β User I/O pin (Bank 1) |
| Pin 41 | I/O β User I/O pin (Bank 1) |
| Pin 42 | I/O β User I/O pin (Bank 1) |
| Pin 43 | I/O β User I/O pin (Bank 1) |
| Pin 44 | I/O β User I/O pin (Bank 1) |
| Pin 45 | I/O β User I/O pin (Bank 1) |
| Pin 46 | I/O β User I/O pin (Bank 1) |
| Pin 47 | I/O β User I/O pin (Bank 1) |
| Pin 48 | I/O β User I/O pin (Bank 1) |
| Pin 49 | I/O β User I/O pin (Bank 1) |
| Pin 50 | I/O β User I/O pin (Bank 1) |
| Pin 51 | I/O β User I/O pin (Bank 1) |
| Pin 52 | I/O β User I/O pin (Bank 1) |
| Pin 53 | GND β Ground |
| Pin 54 | VCCINT β 5 V core supply |
| Pin 55 | GND β Ground |
| Pin 56 | I/O β User I/O pin (Bank 2) |
| Pin 57 | I/O β User I/O pin (Bank 2) |
| Pin 58 | I/O β User I/O pin (Bank 2) |
| Pin 59 | I/O β User I/O pin (Bank 2) |
| Pin 60 | I/O β User I/O pin (Bank 2) |
| Pin 61 | I/O β User I/O pin (Bank 2) |
| Pin 62 | I/O β User I/O pin (Bank 2) |
| Pin 63 | I/O β User I/O pin (Bank 2) |
| Pin 64 | I/O β User I/O pin (Bank 2) |
| Pin 65 | I/O β User I/O pin (Bank 2) |
| Pin 66 | I/O β User I/O pin (Bank 2) |
| Pin 67 | I/O β User I/O pin (Bank 2) |
| Pin 68 | I/O β User I/O pin (Bank 2) |
| Pin 69 | I/O β User I/O pin (Bank 2) |
| Pin 70 | I/O β User I/O pin (Bank 2) |
| Pin 71 | I/O β User I/O pin (Bank 2) |
| Pin 72 | I/O β User I/O pin (Bank 2) |
| Pin 73 | I/O β User I/O pin (Bank 2) |
| Pin 74 | I/O β User I/O pin (Bank 2) |
| Pin 75 | I/O β User I/O pin (Bank 2) |
| Pin 76 | I/O β User I/O pin (Bank 2) |
| Pin 77 | I/O β User I/O pin (Bank 2) |
| Pin 78 | I/O β User I/O pin (Bank 2) |
| Pin 79 | I/O β User I/O pin (Bank 2) |
| Pin 80 | I/O β User I/O pin (Bank 2) |
| Pin 81 | I/O β User I/O pin (Bank 2) |
| Pin 82 | I/O β User I/O pin (Bank 2) |
| Pin 83 | I/O β User I/O pin (Bank 2) |
| Pin 84 | I/O β User I/O pin (Bank 2) |
| Pin 85 | I/O β User I/O pin (Bank 2) |
| Pin 86 | I/O β User I/O pin (Bank 2) |
| Pin 87 | I/O β User I/O pin (Bank 2) |
| Pin 88 | I/O β User I/O pin (Bank 2) |
| Pin 89 | I/O β User I/O pin (Bank 2) |
| Pin 90 | I/O β User I/O pin (Bank 2) |
| Pin 91 | I/O β User I/O pin (Bank 2) |
| Pin 92 | I/O β User I/O pin (Bank 2) |
| Pin 93 | I/O β User I/O pin (Bank 2) |
| Pin 94 | I/O β User I/O pin (Bank 2) |
| Pin 95 | I/O β User I/O pin (Bank 2) |
| Pin 96 | I/O β User I/O pin (Bank 2) |
| Pin 97 | I/O β User I/O pin (Bank 2) |
| Pin 98 | I/O β User I/O pin (Bank 2) |
| Pin 99 | I/O β User I/O pin (Bank 2) |
| Pin 100 | I/O β User I/O pin (Bank 2) |
| Pin 101 | I/O β User I/O pin (Bank 2) |
| Pin 102 | I/O β User I/O pin (Bank 2) |
| Pin 103 | I/O β User I/O pin (Bank 2) |
| Pin 104 | I/O β User I/O pin (Bank 2) |
| Pin 105 | GND β Ground |
| Pin 106 | VCCIO β 5 V I/O supply |
| Pin 107 | GND β Ground |
| Pin 108 | I/O β User I/O pin (Bank 3) |
| Pin 109 | I/O β User I/O pin (Bank 3) |
| Pin 110 | I/O β User I/O pin (Bank 3) |
| Pin 111 | I/O β User I/O pin (Bank 3) |
| Pin 112 | I/O β User I/O pin (Bank 3) |
| Pin 113 | I/O β User I/O pin (Bank 3) |
| Pin 114 | I/O β User I/O pin (Bank 3) |
| Pin 115 | I/O β User I/O pin (Bank 3) |
| Pin 116 | I/O β User I/O pin (Bank 3) |
| Pin 117 | I/O β User I/O pin (Bank 3) |
| Pin 118 | I/O β User I/O pin (Bank 3) |
| Pin 119 | I/O β User I/O pin (Bank 3) |
| Pin 120 | I/O β User I/O pin (Bank 3) |
| Pin 121 | I/O β User I/O pin (Bank 3) |
| Pin 122 | I/O β User I/O pin (Bank 3) |
| Pin 123 | I/O β User I/O pin (Bank 3) |
| Pin 124 | I/O β User I/O pin (Bank 3) |
| Pin 125 | I/O β User I/O pin (Bank 3) |
| Pin 126 | I/O β User I/O pin (Bank 3) |
| Pin 127 | I/O β User I/O pin (Bank 3) |
| Pin 128 | I/O β User I/O pin (Bank 3) |
| Pin 129 | I/O β User I/O pin (Bank 3) |
| Pin 130 | I/O β User I/O pin (Bank 3) |
| Pin 131 | I/O β User I/O pin (Bank 3) |
| Pin 132 | I/O β User I/O pin (Bank 3) |
| Pin 133 | I/O β User I/O pin (Bank 3) |
| Pin 134 | I/O β User I/O pin (Bank 3) |
| Pin 135 | I/O β User I/O pin (Bank 3) |
| Pin 136 | I/O β User I/O pin (Bank 3) |
| Pin 137 | I/O β User I/O pin (Bank 3) |
| Pin 138 | I/O β User I/O pin (Bank 3) |
| Pin 139 | I/O β User I/O pin (Bank 3) |
| Pin 140 | I/O β User I/O pin (Bank 3) |
| Pin 141 | I/O β User I/O pin (Bank 3) |
| Pin 142 | I/O β User I/O pin (Bank 3) |
| Pin 143 | I/O β User I/O pin (Bank 3) |
| Pin 144 | I/O β User I/O pin (Bank 3) |
| Pin 145 | I/O β User I/O pin (Bank 3) |
| Pin 146 | I/O β User I/O pin (Bank 3) |
| Pin 147 | I/O β User I/O pin (Bank 3) |
| Pin 148 | I/O β User I/O pin (Bank 3) |
| Pin 149 | I/O β User I/O pin (Bank 3) |
| Pin 150 | I/O β User I/O pin (Bank 3) |
| Pin 151 | I/O β User I/O pin (Bank 3) |
| Pin 152 | I/O β User I/O pin (Bank 3) |
| Pin 153 | I/O β User I/O pin (Bank 3) |
| Pin 154 | I/O β User I/O pin (Bank 3) |
| Pin 155 | I/O β User I/O pin (Bank 3) |
| Pin 156 | I/O β User I/O pin (Bank 3) |
| Pin 157 | GND β Ground |
| Pin 158 | VCCINT β 5 V core supply |
| Pin 159 | GND β Ground |
| Pin 160 | I/O β User I/O pin (Bank 4) |
| Pin 161 | I/O β User I/O pin (Bank 4) |
| Pin 162 | I/O β User I/O pin (Bank 4) |
| Pin 163 | I/O β User I/O pin (Bank 4) |
| Pin 164 | I/O β User I/O pin (Bank 4) |
| Pin 165 | I/O β User I/O pin (Bank 4) |
| Pin 166 | I/O β User I/O pin (Bank 4) |
| Pin 167 | I/O β User I/O pin (Bank 4) |
| Pin 168 | I/O β User I/O pin (Bank 4) |
| Pin 169 | I/O β User I/O pin (Bank 4) |
| Pin 170 | I/O β User I/O pin (Bank 4) |
| Pin 171 | I/O β User I/O pin (Bank 4) |
| Pin 172 | I/O β User I/O pin (Bank 4) |
| Pin 173 | I/O β User I/O pin (Bank 4) |
| Pin 174 | I/O β User I/O pin (Bank 4) |
| Pin 175 | I/O β User I/O pin (Bank 4) |
| Pin 176 | I/O β User I/O pin (Bank 4) |
| Pin 177 | I/O β User I/O pin (Bank 4) |
| Pin 178 | I/O β User I/O pin (Bank 4) |
| Pin 179 | I/O β User I/O pin (Bank 4) |
| Pin 180 | I/O β User I/O pin (Bank 4) |
| Pin 181 | I/O β User I/O pin (Bank 4) |
| Pin 182 | I/O β User I/O pin (Bank 4) |
| Pin 183 | I/O β User I/O pin (Bank 4) |
| Pin 184 | I/O β User I/O pin (Bank 4) |
| Pin 185 | I/O β User I/O pin (Bank 4) |
| Pin 186 | I/O β User I/O pin (Bank 4) |
| Pin 187 | I/O β User I/O pin (Bank 4) |
| Pin 188 | I/O β User I/O pin (Bank 4) |
| Pin 189 | I/O β User I/O pin (Bank 4) |
| Pin 190 | I/O β User I/O pin (Bank 4) |
| Pin 191 | I/O β User I/O pin (Bank 4) |
| Pin 192 | I/O β User I/O pin (Bank 4) |
| Pin 193 | I/O β User I/O pin (Bank 4) |
| Pin 194 | I/O β User I/O pin (Bank 4) |
| Pin 195 | I/O β User I/O pin (Bank 4) |
| Pin 196 | I/O β User I/O pin (Bank 4) |
| Pin 197 | I/O β User I/O pin (Bank 4) |
| Pin 198 | I/O β User I/O pin (Bank 4) |
| Pin 199 | I/O β User I/O pin (Bank 4) |
| Pin 200 | I/O β User I/O pin (Bank 4) |
| Pin 201 | I/O β User I/O pin (Bank 4) |
| Pin 202 | I/O β User I/O pin (Bank 4) |
| Pin 203 | I/O β User I/O pin (Bank 4) |
| Pin 204 | I/O β User I/O pin (Bank 4) |
| Pin 205 | I/O β User I/O pin (Bank 4) |
| Pin 206 | I/O β User I/O pin (Bank 4) |
| Pin 207 | TDI β JTAG test data input |
| Pin 208 | TDO β JTAG test data output |
Safe Operating Area (SOA) & Thermal Characteristics
No official SOA curve available for this digital IC. Always operate within absolute maximum ratings specified in the datasheet. Ensure adequate cooling and derate as needed.
Typical Applications
EPM9320RI208-10N is suitable for 6 applications: Industrial Control Backplane Logic, Telecommunications Line Card Glue Logic, Test and Measurement Instrumentation, Legacy System Maintenance and Drop-In Replacement, Bus Bridging and Protocol Conversion, Medical and Diagnostic Equipment Control.
Industrial Control Backplane Logic
The EPM9320RI208-10N fits industrial control backplanes because its 320 macro cells and 160 user I/O pins can implement address decoding, chip-select generation, and bus arbitration for multi-card systems without discrete glue logic. Its 10 ns pin-to-pin delay supports backplane clock rates up to 100 MHz, and the -40C to +85C industrial temperature range matches factory-floor environments. The device is typically placed between the host CPU bus and peripheral card slots, translating 5 V TTL signals and generating wait states. Unlike SRAM-based FPGAs, its EEPROM configuration is live at power-up, so the backplane is operational immediately after power-on with no configuration PROM or boot delay.
Recommended
Telecommunications Line Card Glue Logic
In telecommunications line cards, the EPM9320RI208-10N consolidates glue logic for TDM bus interfacing, timeslot assignment, and control-plane register decoding. Its 6,000 usable gates and 320 macro cells replace dozens of 74-series logic packages, reducing board area and improving reliability. The 100 MHz system clock capability supports OC-3 and STM-1 line rates, while the 5 V I/O interfaces directly with legacy telecom backplanes. The device is usually placed between the line interface unit and the system controller, handling interrupt aggregation and status registers. Non-volatile EEPROM configuration ensures the card boots deterministically, which is critical for carrier-grade equipment requiring fast recovery after power interruption.
Recommended
Test and Measurement Instrumentation
The EPM9320RI208-10N is well suited to test and measurement instrumentation where deterministic timing and wide I/O count are essential. Its 10 ns propagation delay and 100 MHz clock support trigger generation, pattern sequencing, and high-speed data acquisition control. The 160 user I/O pins allow direct connection to multiple instrument buses without external multiplexers, and the 5 V interface matches legacy GPIB and parallel instrument ports. The CPLD typically implements the trigger state machine and address decoder between the acquisition front end and the host processor. Because configuration is non-volatile, the instrument is ready to measure immediately at power-up, avoiding the boot latency of SRAM-based programmable logic.
Recommended
Legacy System Maintenance and Drop-In Replacement
The EPM9320RI208-10N is frequently used to maintain legacy systems where the original MAX 9000 design must be preserved without PCB redesign. Its 208-pin RQFP footprint and 5 V operation match earlier MAX 9000 devices, allowing direct replacement on existing boards. The 320 macro cells and 10 ns timing reproduce original logic behavior, so firmware and JEDEC programming files remain valid. Engineers typically use it to replace failed or obsolete units in industrial, medical, and aerospace equipment where requalification costs are prohibitive. Because the device is non-volatile, no configuration memory is needed, simplifying spares management. Verify the exact speed grade and temperature suffix before ordering to ensure pin and timing compatibility.
Recommended
Bus Bridging and Protocol Conversion
The EPM9320RI208-10N implements bus bridging between dissimilar interfaces such as ISA, PCI, and custom backplanes. Its 160 user I/O pins and 320 macro cells can hold address translation tables, handshake state machines, and FIFO control logic in a single device. The 10 ns pin-to-pin delay supports bus cycles in the 50-100 MHz range, and the 5 V I/O is directly compatible with legacy bus signaling. The CPLD is placed between the two bus connectors, converting protocols and generating wait states. Non-volatile configuration means the bridge is active at power-up, which is important for systems that must enumerate devices before the host OS loads. This reduces component count versus discrete transceiver and PAL implementations.
Recommended
Medical and Diagnostic Equipment Control
The EPM9320RI208-10N is used in medical and diagnostic equipment for deterministic control of acquisition timing, motor sequencing, and safety interlocks. Its 10 ns propagation delay ensures precise trigger timing, while the 320 macro cells implement redundant state machines and watchdog logic. The industrial temperature range supports equipment operating in non-climate-controlled environments, and the 5 V I/O interfaces with legacy sensor and actuator electronics. The device typically sits between the main controller and the analog front end, generating sample clocks and gating data conversion. Non-volatile EEPROM configuration guarantees the safety logic is active immediately at power-up, a requirement for many medical device certifications.
Recommended
Recommended Products Summary
Engineering reference data for EPM9320RI208-10N β comparison, design guidance, and compliance information.
Selection Guide
Comparison with Alternatives
| Parameter | This Product | EPM9320RC208-10N | EPM9320ARI208-10N | EPM9320ARC208-10N | EPM9320RC208-20N |
|---|---|---|---|---|---|
| Package | 208-pin RQFP | 208-pin RQFP - same | 208-pin RQFP - same | 208-pin RQFP - same | 208-pin RQFP - same |
| Brand | Altera | Altera | Altera | Altera | Altera |
| Macro Cells | 320 | 320 | 320 | 320 | 320 |
| Usable Gates | 6,000 | 6,000 | 6,000 | 6,000 | 6,000 |
| Propagation Delay (tPD) | 10 ns | 10 ns | 10 ns | 10 ns | 20 ns |
| Max System Clock | 100 MHz | 100 MHz | 100 MHz | 100 MHz | 50 MHz |
| Supply Voltage | 5 V | 5 V | 5 V | 5 V | 5 V |
| Temperature Range | -40C to +85C (industrial) | 0C to +70C (commercial) | -40C to +85C (industrial) | 0C to +70C (commercial) | 0C to +70C (commercial) |
| User I/O Pins | 160 | 160 | 160 | 160 | 160 |
| Configuration Memory | EEPROM (non-volatile) | EEPROM (non-volatile) | EEPROM (non-volatile) | EEPROM (non-volatile) | EEPROM (non-volatile) |
Key Differentiators
- Industrial temperature range (vs EPM9320RC208-10N)
- 10 ns speed grade (vs EPM9320RC208-20N)
- Non-volatile EEPROM configuration (vs EPM9320ARC208-10N)
Design Notes
Decouple every VCCINT and VCCIO pin with a 0.1 uF ceramic capacitor placed within 5 mm of the pin, plus a 10 uF bulk capacitor per supply rail. The MAX 9000 family draws transient current during macro cell switching; inadequate decoupling causes ground bounce and unreliable JTAG configuration. Estimated: at 100 MHz with 50% macro cell toggle, dynamic current can reach several hundred milliamps, so size the bulk capacitor for at least 10x the expected transient charge.
Route the JTAG chain (TDI, TDO, TMS, TCK) as short, matched traces with a solid ground return. Keep TCK away from high-speed I/O to avoid clock injection into the configuration logic. Terminate TDO with a series resistor if the trace exceeds 50 mm. The 208-pin RQFP package requires a thermal pad soldered to a ground plane for mechanical and thermal stability.
Do not leave unused I/O pins floating; configure them as inputs with internal pull-ups or tie them to VCCIO through a resistor. Floating inputs on MAX 9000 devices can cause excessive supply current and erratic behavior. Also verify the speed grade suffix (-10 vs -15 vs -20) before ordering, because a slower grade may not meet the original design's timing closure.
Compliance Information
The N suffix in EPM9320RI208-10N indicates lead-free/RoHS-compliant construction per distributor listings. REACH, halogen-free, and conflict-minerals status were not stated in the verified web data and are marked unknown.
