EP910PI-15T vs EP910PI-20 Perbandingan

Perbandingan bersamaan detil EP910PI-15T dari Altera dan EP910PI-20 dari Altera. Bandingkan spesifikasi penting, parameter listrik, pengemasan, status cycle, harga, dan ketersediaan untuk menentukan komponen terbaik untuk kebutuhan desain Anda.

Perbandingan Spesifikasi

Parameter Umum EP910PI-15T EP910PI-20
Merek Altera Altera
Kategori FPGA & CPLD FPGA & CPLD
Status Lingkungan Hidup Obsolete Obsolete
Product Type Classic EPLD (Erasable Programmable Logic Device) —
Family Altera Classic EPLD (EP910 series) —
Macrocells 24 24
Dedicated Inputs 12 12
I/O Pins 24 —
Logic Blocks 6 LABs of 4 macrocells each (Classic architecture) —
Tegangan Pemuat 4.5 V to 5.5 V (5 V nominal) —
Propagation Delay (tPD) 15 ns max (speed grade -15) 20 ns
Technology CMOS EEPROM (electrically erasable) CMOS EPROM (UV-erasable windowed variants available)
Paket 40-pin PDIP (Plastic DIP, R-PDIP-T40) PDIP-40 (PI suffix)
Tipe Mounting Through-Hole Through-Hole
Output Drive Current [DATA_NEEDED: per-pin DC output current, mA] —
Suhu Kerja [DATA_NEEDED: industrial/commercial temp range] -40C to +85C (industrial)
Programming JEDEC-standard, serial/parallel programmer —
Status RoHS [DATA_NEEDED: original Altera part; likely non-RoHS as 5V PDIP] unknown
Device Family — Altera Classic EPLD Family
Supply Voltage (VCC) — 5 V (+/- 5%)
Configuration Method — Non-volatile EPROM (no boot PROM required)
Bidirectional I/O Pins — 24
Maximum Counter Frequency — 125 MHz
Output Drive Current (IOL) — 24 mA (TTL-compatible)
Programmable Polarity — Yes (XOR gate per macrocell)
Macrocell Flip-Flop — Yes (D-type, programmable)
Power Dissipation — [DATA_NEEDED: typical power dissipation in mW]
Programming Interface — JEDEC file via Altera programming hardware
MIL-STD-883 Variant — EP910DM/883B (separate part number)

Spek dan Sumber

Buka Semua Produk Buat BOM Ajukan Diskon