EPM5192LC-2N vs EPM5192LC-35 Perbandingan
Perbandingan bersamaan detil EPM5192LC-2N dari Altera dan EPM5192LC-35 dari Altera. Bandingkan spesifikasi penting, parameter listrik, pengemasan, status cycle, harga, dan ketersediaan untuk menentukan komponen terbaik untuk kebutuhan desain Anda.
Perbandingan Spesifikasi
| Parameter Umum | EPM5192LC-2N | EPM5192LC-35 |
|---|---|---|
| Merek | Altera | Altera |
| Kategori | FPGA & CPLD | FPGA & CPLD |
| Status Lingkungan Hidup | Obsolete | Obsolete |
| Family | MAX 5000 | MAX 5000 CPLD |
| Macrocells | 192 | — |
| Flip-Flops | 192 | — |
| Logic Elements | 192 macrocells (PAL/GAL-style AND-OR array) | — |
| Package Type | LC (ceramic J-leaded, windowed UV-erasable package family) | JLCC (J-Lead Ceramic Chip Carrier) |
| Speed Grade | -2 (tPD approximately 25 ns) | -35 |
| Propagation Delay (typical) | 25 ns | — |
| Tegangan Pemuat | 5 V (typical) | — |
| Programmability | UV-erasable EPROM cell | — |
| Tipe Mounting | Surface Mount (LC package) | Surface Mount |
| Suhu Kerja | Commercial (0C to +70C) - inferred from speed-grade -2 designation | Commercial (0C to +70C) per LC suffix |
| Status RoHS | Compliant (per -N lead-free suffix) | Non-compliant (ceramic hermetic package) |
| Lead-Free | Yes (per -N suffix) | — |
| Architecture | Programmable Logic Array (PLA) with global PIA | LAB-based with Programmable Interconnect Array (PIA) |
| Programming Interface | Altera programming hardware (MAX+PLUS II / ByteBlaster compatible) | — |
| Series | — | MAX 5000 |
| Logic Elements / Macrocells | — | 192 macrocells |
| Pin-to-Pin Delay (tPD) | — | 35 ns |
| Programmable Type | — | UV-Erasable / OTP (EPROM-based) |
| Logic Voltage | — | 5 V TTL-compatible I/O |
| Programming Method | — | Altera legacy programmer (EPROM-based) |
| I/O Standard | — | TTL |
| Status Lingkungan Hidup | — | Obsolete - last-time-buy stock only |
| Datasheet Document | — | Altera MAX 5000 family datasheet (per alldatasheet.com) |