EP910ILC-25 vs EP910ILC-50 Pengandingan

Pengandingan Sisi Kiri Sisi Kanan Terperinci EP910ILC-25 disebabkan oleh Intel dan EP910ILC-50 disebabkan oleh Intel. Bandingkan spesifikasi utama, parameter elektrik, pakej, status kehidupan, harga, dan keupayaan untuk menentukan komponen terbaik untuk keperluan disenjaya anda.

Pengandingan Spesifikasi

Parametr EP910ILC-25 EP910ILC-50
Merek Intel Intel
Kategori FPGA & CPLD FPGA & CPLD
Status Lingkungan Hidup Obsolete Obsolete
Family EP910 Classic EPLD Altera Classic EPLD
Macrocells 24 24
User I/O Pins 36 24
Propagation Delay (tPD) 25 ns —
Internal Frequency (fMAX) [DATA_NEEDED: fMAX rating] —
Logic Blocks Sum-of-products AND/OR array —
Technology CMOS EPROM (UV-erasable) CMOS EPROM, UV-erasable
Configuration Memory Non-volatile EPROM (windowed ceramic) —
Kemasan 44-pin JLCC (windowed ceramic) PLCC-44 (J-lead)
Jenis Pemasangan Surface Mount Surface Mount (socket-compatible)
Suhu Operasi -40C to +85C (industrial) 0C to +70C (commercial)
Tegangan Pemberi Arus 5 V —
Development Tool Altera MAX+PLUS II (legacy) —
Status RoHS non_compliant (ceramic windowed package) [DATA_NEEDED: RoHS compliance status]
Status Lingkungan Hidup Obsolete - last time buy was late 1990s —
Usable Gates — 900 (typical)
Maximum Frequency — [DATA_NEEDED: fMAX value from datasheet]
Pin-to-Pin Delay (tpd) — 50 ns
Supply Voltage (VCC) — 5 V (typical)
Dedicated Input Pins — 12
Programming Cycles — 100 (minimum)
Boundary Scan — IEEE 1149.1 JTAG (selected speed grades)

Laporan Datasheet & Sumber

Lihat Semua Produk Buat BOQ Minta Bao Harga