EPC2LC20-T vs EPC2LI20 Pengandingan

Pengandingan Sisi Kiri Sisi Kanan Terperinci EPC2LC20-T disebabkan oleh Altera dan EPC2LI20 disebabkan oleh Altera. Bandingkan spesifikasi utama, parameter elektrik, pakej, status kehidupan, harga, dan keupayaan untuk menentukan komponen terbaik untuk keperluan disenjaya anda.

Altera
EPC2LC20-T EPC2LC20-T - 1.6Mb FPGA Config PROM PLCC-20 | Altera

EPC2LC20-T - 1.6Mb FPGA Config PROM PLCC-20 | Altera

EPC2LC20-T ⚠ Bahagian terakhir untuk beli

Pengandingan Spesifikasi

Parametr EPC2LC20-T EPC2LI20
Merek Altera Altera
Kategori Memory ICs Memory ICs
Status Lingkungan Hidup Masa Terakhir Dibeli NRND
Jenis Ingatan Configuration PROM (Flash) Flash (in-system programmable)
Saiz Ingatan 1.6 Mb 1.6 Mb (1,572,864 bits)
Configuration Mode Serial (PS mode), cascadable —
Max Configuration Frequency 10 MHz —
Tegangan Pemberi Arus 3.3 V (typical) —
Programmability In-System Programmable via JTAG —
JTAG Interface IEEE Std 1149.1-1990 compliant —
Supported FPGA Families ACEX, APEX, Cyclone, FLEX, MAX 7000A/B, MAX II, Mercury —
Cascade Support Yes (nCASC pin) —
Suhu Operasi -40C to +85C (industrial) -40 C to +85 C (Industrial)
Kemasan 20-PLCC (9x9 mm) —
Jenis Pemasangan Surface Mount Surface Mount (PLCC socket-compatible)
Packaging Suffix -T = Tape and Reel —
Status RoHS Compliant [DATA_NEEDED: RoHS status]
Lead-Free Yes —
Programmable Type — In System Programmable (ISP)
Fungsi — Configuration PROM for SRAM-based FPGAs
Supply Voltage - Operating — 3.0 V to 3.6 V and 4.5 V to 5.5 V (auto-sensing)
Kemasan / Case — 20-PLCC (J-lead, 9x9 mm)
Configuration Interface — Serial or Byte-wide (parallel)
Decompression — On-chip (supports compressed bitstreams)
JTAG / ISP Interface — IEEE 1532 (TCK, TMS, TDI, TDO)
Multi-Device Support — Yes (daisy-chain configuration)
User-Accessible Memory — Yes (unused flash available to user logic)
Aras MSL — [DATA_NEEDED: MSL level]

Laporan Datasheet & Sumber

Lihat Semua Produk Buat BOQ Minta Bao Harga