Intel

5M80ZT100I5N - MAX V 80LE CPLD 7.5ns TQFP-100 | Intel

Name: 5M80ZT100I5N - MAX V 80LE CPLD 7.5ns TQFP-100 | Intel
Brand: Intel
SKU: 5M80ZT100I5N

MPN: 5M80ZT100I5N ✓ Hoạt động

1.71 V to 1.89 V (1.8 V typical) Vdss TQFP-100 (100 pins, 0.5 mm pitch) Package Internal non-volatile flash (instant-on) Memory

Yêu cầu báo giá

MOQ: 1 |

Xem tài liệu kỹ thuật (PDF) Xem các bộ thay thế

Số lượng

5M80ZT100I5N Tóm tắt

The Intel 5M80ZT100I5N is a member of the MAX V family of low-power, non-volatile Complex Programmable Logic Devices (CPLDs) from Intel (formerly Altera), delivering 80 Logic Elements (LEs) in a 100-pin TQFP package with 64 user I/O pins. It features a 7.5 ns pin-to-pin logic delay and operates from a single 1.8 V core supply (1.71 V to 1.89 V), with multi-voltage I/O support (1.2 V/1.5 V/1.8 V/2.5 V/3.3 V) on its LVCMOS/LVTTL/LVDS banks. The -I5N suffix denotes the industrial temperature grade (-40 °C to +100 °C).

A CPLD (Complex Programmable Logic Device) is a non-volatile, flash-based programmable logic device that sits between discrete logic gates (74-series) and FPGAs. CPLDs offer deterministic, near-zero standby power, instant-on configuration, and predictable timing that makes them ideal for glue logic, bus interfacing, and control-plane decoding. Within the programmable logic hierarchy, CPLDs are positioned above discrete logic and below small FPGAs: FPGA > CPLD > PAL/GAL > 74-series discrete logic. The MAX V family targets low-cost, low-power, high-volume designs.

Key features include 80 Logic Elements (~160 equivalent macrocells), 64 user I/O, 1.8 V core supply, multi-voltage I/O support, internal flash configuration memory, JTAG and ISP (in-system programmability) via IEEE Std 1149.1, plus an analog phase-locked loop (PLL) for clock management. The non-volatile flash architecture provides zero-power standby and sub-100 µs instant-on wake-up, eliminating the external boot PROM required by SRAM FPGAs.

The MAX V architecture uses a MultiVolt core, Look-Up Table (LUT)-based logic array blocks (LABs) wired through a global interconnect, and a flash-backed configuration cell that survives power cycles. Each LAB contains ten LEs plus local routing, while the UFM (User Flash Memory) block adds up to 8 Kbits of user-accessible flash for trimming tables or serial numbers. Compared to the older MAX II family, MAX V offers lower static power and improved I/O performance at a similar density point.

Typical applications include I/O expansion and voltage translation for microcontrollers, address decoding for memory and peripheral buses, power-up and power-rail sequencing in multi-rail systems, board-level glue logic replacement, and low-density control state machines in industrial, automotive, and consumer products. The industrial temperature grade also supports factory and outdoor edge nodes.

When designing with this device, observe the MultiVolt I/O bank constraints - each bank shares a single VCCIO rail, so mixed-voltage buses must be grouped carefully. Place decoupling capacitors (0.1 µF + 1 µF) within 50 mil of every VCC/VCCIO pin, and use the JTAG chain for production programming via the Quartus II Programmer. The 'I' industrial temperature grade requires careful thermal derating above 85 °C ambient.

This page synthesizes distributor pricing, pin-compatible alternatives from the same MAX V family, and practical board-level design guidance not always surfaced in the manufacturer datasheet.

Bộ thay thế dễ dàng lắp đặt cho 5M80ZT100I5N — cùng gói, chân-to-chân tương thích. Các bộ phận yêu cầu hàn PCB bị loại trừ.

Các biến thể trong loạt này

Các mẫu cùng loạt có thể lắp đặt dễ dàng tương thích với 5M80ZT100I5N (cùng hình factor và footprint) — khác nhau ở Configuration Memory, Operating Temperature, Package, Programming Interface, Macrocells.

5M160ZT100I5N

Intel

Configuration Memory: Non-volatile (flash-backed EEPROM)

Operating Temperature: -40 °C to +100 °C (industrial)

Package: 100-pin TQFP (T100)

So sánh với 5M80ZT100I5N →

5M240ZT100I5N

Altera

Configuration Memory: Non-volatile flash (instant-on)

Operating Temperature: -40 C to +100 C (Industrial)

Programming Interface: JTAG (IEEE 1149.1) / ISP

So sánh với 5M80ZT100I5N →

5M570ZT100I5N

Intel

Configuration Memory: Flash (non-volatile, instant-on)

Operating Temperature: -40C to +100C (Industrial)

Package: 100-pin TQFP (14 x 14 mm)

So sánh với 5M80ZT100I5N →

5M80ZT100A5N

Altera

Configuration Memory: Non-volatile, on-chip flash

Package: 100-pin TQFP (T100)

Programming Interface: JTAG (IEEE 1149.1 / IEEE 1532)

So sánh với 5M80ZT100I5N →

5M80ZT100C4N

Intel

Operating Temperature: 0C to +85C (Commercial)

Package: TQFP-100 (T100)

Programming Interface: JTAG (IEEE 1149.1)

So sánh với 5M80ZT100I5N →

5M80ZT100C5N

Intel

Configuration Memory: Non-volatile Flash

Operating Temperature: 0C to +85C (commercial)

Programming Interface: JTAG (IEEE 1149.1)

✅ Drop-In

Altera

📦 TQFP-100

MAX V · 64 · 8 Logic Array Blocks (LABs) · 80 (in TQFP-100 package) · 7.5 ns · 118.3 MHz · 1.8 V · 1.2 V / 1.5 V / 1.8 V / 2.5 V / 3.3 V (multi-voltage banks)

Liên hệ để biết giá

Xem tài liệu →

5M80ZT100I5N Tỷ lệ tối đa & tính chất điện

Family	MAX V CPLD
Logic Elements (LE)	80
Macrocells (approx.)	160
User I/O Pins	64
Hộp	TQFP-100 (100 pins, 0.5 mm pitch)
Pin-to-Pin Logic Delay (tPD)	7.5 ns
Core Supply Voltage (VCCINT)	1.71 V to 1.89 V (1.8 V typical)
I/O Supply Voltage (VCCIO)	1.2 V / 1.5 V / 1.8 V / 2.5 V / 3.3 V
Operating Temperature (Industrial)	-40 °C to +100 °C
Configuration Memory	Internal non-volatile flash (instant-on)
UFM (User Flash Memory)	Up to 8 Kbits user-accessible
JTAG / ISP	IEEE 1149.1 boundary-scan + in-system programming
Kiểu lắp đặt	Surface Mount
Cấp MSL	MSL3 (per JEDEC J-STD-020)
Trạng thái RoHS	Compliant

Cấu hình chân 5M80ZT100I5N

Chân 1	I/O — General purpose I/O - Bank 1
Chân 2	I/O — General purpose I/O - Bank 1
Chân 3	I/O — General purpose I/O - Bank 1
Chân 4	I/O — General purpose I/O - Bank 1
Chân 5	I/O — General purpose I/O - Bank 1
Chân 6	I/O — General purpose I/O - Bank 1
Chân 7	I/O — General purpose I/O - Bank 1
Chân 8	I/O — General purpose I/O - Bank 1
Chân 9	I/O — General purpose I/O - Bank 1
Chân 10	I/O — General purpose I/O - Bank 1
Chân 11	I/O — General purpose I/O - Bank 1
Chân 12	I/O — General purpose I/O - Bank 1
Chân 13	VCCIO1 — Bank 1 I/O supply voltage
Chân 14	I/O — General purpose I/O - Bank 1
Chân 15	I/O — General purpose I/O - Bank 1
Chân 16	GND — Ground
Chân 17	I/O — General purpose I/O - Bank 1
Chân 18	I/O — General purpose I/O - Bank 1
Chân 19	I/O — General purpose I/O - Bank 1
Chân 20	I/O — General purpose I/O - Bank 1
Chân 21	I/O — General purpose I/O - Bank 1
Chân 22	I/O — General purpose I/O - Bank 1
Chân 23	I/O — General purpose I/O - Bank 1
Chân 24	I/O — General purpose I/O - Bank 1
Chân 25	GND — Ground
Chân 26	I/O — General purpose I/O - Bank 2
Chân 27	I/O — General purpose I/O - Bank 2
Chân 28	I/O — General purpose I/O - Bank 2
Chân 29	I/O — General purpose I/O - Bank 2
Chân 30	I/O — General purpose I/O - Bank 2
Chân 31	I/O — General purpose I/O - Bank 2
Chân 32	VCCIO2 — Bank 2 I/O supply voltage
Chân 33	I/O — General purpose I/O - Bank 2
Chân 34	I/O — General purpose I/O - Bank 2
Chân 35	I/O — General purpose I/O - Bank 2
Chân 36	I/O — General purpose I/O - Bank 2
Chân 37	I/O — General purpose I/O - Bank 2
Chân 38	I/O — General purpose I/O - Bank 2
Chân 39	I/O — General purpose I/O - Bank 2
Chân 40	I/O — General purpose I/O - Bank 2
Chân 41	GND — Ground
Chân 42	I/O — General purpose I/O - Bank 2
Chân 43	I/O — General purpose I/O - Bank 2
Chân 44	I/O — General purpose I/O - Bank 2
Chân 45	I/O — General purpose I/O - Bank 2
Chân 46	I/O — General purpose I/O - Bank 2
Chân 47	I/O — General purpose I/O - Bank 2
Chân 48	I/O — General purpose I/O - Bank 2
Chân 49	VCCINT — Core supply voltage (1.8 V)
Chân 50	GND — Ground
Chân 51	I/O — General purpose I/O - Bank 3
Chân 52	I/O — General purpose I/O - Bank 3
Chân 53	I/O — General purpose I/O - Bank 3
Chân 54	I/O — General purpose I/O - Bank 3
Chân 55	I/O — General purpose I/O - Bank 3
Chân 56	I/O — General purpose I/O - Bank 3
Chân 57	I/O — General purpose I/O - Bank 3
Chân 58	I/O — General purpose I/O - Bank 3
Chân 59	VCCIO3 — Bank 3 I/O supply voltage
Chân 60	I/O — General purpose I/O - Bank 3
Chân 61	I/O — General purpose I/O - Bank 3
Chân 62	I/O — General purpose I/O - Bank 3
Chân 63	GND — Ground
Chân 64	I/O — General purpose I/O - Bank 3
Chân 65	I/O — General purpose I/O - Bank 3
Chân 66	I/O — General purpose I/O - Bank 3
Chân 67	I/O — General purpose I/O - Bank 3
Chân 68	I/O — General purpose I/O - Bank 3
Chân 69	I/O — General purpose I/O - Bank 3
Chân 70	I/O — General purpose I/O - Bank 3
Chân 71	I/O — General purpose I/O - Bank 3
Chân 72	I/O — General purpose I/O - Bank 3
Chân 73	I/O — General purpose I/O - Bank 3
Chân 74	VCCIO3 — Bank 3 I/O supply voltage
Chân 75	I/O — General purpose I/O - Bank 3
Chân 76	GND — Ground
Chân 77	I/O — General purpose I/O - Bank 4
Chân 78	I/O — General purpose I/O - Bank 4
Chân 79	I/O — General purpose I/O - Bank 4
Chân 80	I/O — General purpose I/O - Bank 4
Chân 81	I/O — General purpose I/O - Bank 4
Chân 82	VCCIO4 — Bank 4 I/O supply voltage
Chân 83	I/O — General purpose I/O - Bank 4
Chân 84	I/O — General purpose I/O - Bank 4
Chân 85	TDI — JTAG test data input (IEEE 1149.1)
Chân 86	TMS — JTAG test mode select
Chân 87	TCK — JTAG test clock
Chân 88	TDO — JTAG test data output
Chân 89	GND — Ground
Chân 90	nSTATUS — Configuration status (open-drain)
Chân 91	CONF_DONE — Configuration done indicator
Chân 92	nCONFIG — Configuration start (active-low)
Chân 93	I/O — General purpose I/O - Bank 4
Chân 94	I/O — General purpose I/O - Bank 4
Chân 95	I/O — General purpose I/O - Bank 4
Chân 96	I/O — General purpose I/O - Bank 4
Chân 97	I/O — General purpose I/O - Bank 4
Chân 98	I/O — General purpose I/O - Bank 4
Chân 99	I/O — General purpose I/O - Bank 4
Chân 100	I/O — General purpose I/O - Bank 4

Ứng dụng tiêu biểu

5M80ZT100I5N phù hợp cho 6 Áp dụngs: MCU I/O Expansion and Voltage Translation, Power-Sequencing and Reset Control, Industrial Control and Factory Automation, Bus Address Decoding and Memory Interfacing, Board-Level Glue Logic Replacement, Automotive Cabin Electronics.

🧩

MCU I/O Expansion and Voltage Translation

The 5M80ZT100I5N is frequently used to expand a microcontroller's limited GPIO count and to translate between mismatched voltage domains. With 64 user I/O across four MultiVolt banks supporting 1.2 V/1.5 V/1.8 V/2.5 V/3.3 V, it can sit between a 3.3 V MCU and a 1.8 V sensor array without external level shifters. The 80 Logic Elements handle simple address decoding, mux/select logic, and PWM fan-out, while the 7.5 ns tPD supports typical peripheral buses (SPI, I2C, UART) without timing bottlenecks.

Được đề xuất

🔧

Power-Sequencing and Reset Control

The 5M80ZT100I5N's instant-on flash architecture (sub-100 µs wake-up) makes it ideal for multi-rail power-sequencing controllers in networking switches, servers, and FPGA-based SoCs. The 80 LE implement cascaded timer chains for staggered rail enable, monitor PG (power-good) inputs, and drive external MOSFET gates. Its industrial -40 °C to +100 °C range ensures reliable cold-start sequencing at -40 °C, and the MultiVolt I/O can directly interface with PMBus controllers and eFuses on 1.8 V or 3.3 V rails.

Được đề xuất

TPS3808G01 (voltage supervisor companion for PG inputs) 5M40ZT100I5N (smaller MAX V variant if sequencing logic fits 40 LE)

🏭

Industrial Control and Factory Automation

The 5M80ZT100I5N's industrial temperature grade (-40 °C to +100 °C) and deterministic timing make it well suited to PLC digital I/O cards, motor-control front-ends, and sensor-conditioning boards. Its 64 I/O handle 24 V optically-isolated inputs via external resistor networks, encode quadrature signals, or drive relay coils. The instant-on non-volatile configuration survives brown-outs and factory floor EMI events without boot failures, while the 7.5 ns tPD implements deterministic state-machine responses in safety-critical loops.

Được đề xuất

5M160ZT100I5N · Intel ATmega2560 (AVR MCU for higher-level control loop)

🖥️

Bus Address Decoding and Memory Interfacing

Address decoding for memory banks and peripheral selects is a classic CPLD use case. The 5M80ZT100I5N's 7.5 ns tPD can decode a 16-bit address in well under one memory cycle, while 80 LE easily handle 8-to-16 chip-select outputs across multiple voltage banks. This makes it ideal for legacy designs bridging 8-bit MCUs to 16/32-bit memory buses, or for adding chip-enable logic to SRAM, NOR flash, and FRAM arrays without using precious MCU GPIO. Source: Intel MAX V design handbook typical-application section.

Được đề xuất

CY7C1041DV33 (4-Mbit SRAM requiring CE decoder) 5M40ZT100I5N (smaller MAX V variant if decoding fits 40 LE)

🔧

Board-Level Glue Logic Replacement

The 5M80ZT100I5N replaces multiple discrete 74HC/74AHC packages - gates, latches, muxes, decoders, monostables - consolidating them into a single re-programmable device. This shrinks BOM count, reduces PCB area, simplifies inventory, and adds design flexibility for late-stage changes. The 80 LE and 64 I/O are sufficient to replace 10-20 discrete logic packages in a typical interface board, while the industrial temperature grade supports harsh-environment deployments. Source: Intel MAX V application note AN-428.

Được đề xuất

5M160ZT100I5N · Intel 74HC138 (3-to-8 line decoder being replaced)

🚗

Automotive Cabin Electronics

Within cabin (non-ADAS) automotive modules such as HVAC controllers, body-control modules, infotainment interfaces, and instrument clusters, the 5M80ZT100I5N provides deterministic GPIO expansion and voltage translation. The 'I5N' industrial grade operates to +100 °C, sufficient for cabin environments; for under-hood or AEC-Q100 qualified applications, the 'A5N' automotive variant or a higher-grade MAX V device is recommended. Its instant-on behavior avoids cold-start races with the host MCU, and JTAG ISP enables end-of-line programming.

Được đề xuất

5M80ZT100A5N · Altera SPC58EC80E5 · STMicroelectronics

Tóm tắt các sản phẩm được đề xuất

STM32F103C8T6 STMicroelectronics Được sử dụng trong: MCU I/O Expansion and Voltage Translation, MCU I/O Expansion and Voltage Translation 5M160ZT100I5N Intel Được sử dụng trong: MCU I/O Expansion and Voltage Translation, Industrial Control and Factory Automation, Board-Level Glue Logic Replacement TPS3808G01 voltage supervisor companion for PG inputs Được sử dụng trong: Power-Sequencing and Reset Control 5M40ZT100I5N smaller MAX V variant if sequencing logic fits 40 LE Được sử dụng trong: Power-Sequencing and Reset Control, Bus Address Decoding and Memory Interfacing ATmega2560 AVR MCU for higher-level control loop Được sử dụng trong: Industrial Control and Factory Automation CY7C1041DV33 4-Mbit SRAM requiring CE decoder Được sử dụng trong: Bus Address Decoding and Memory Interfacing 74HC138 3-to-8 line decoder being replaced Được sử dụng trong: Board-Level Glue Logic Replacement 5M80ZT100A5N Altera Được sử dụng trong: Automotive Cabin Electronics SPC58EC80E5 STMicroelectronics Được sử dụng trong: Automotive Cabin Electronics

What is the logic element count and pin count of 5M80ZT100I5N?

The 5M80ZT100I5N delivers 80 Logic Elements (approximately 160 macrocells) and provides 64 user I/O pins in a 100-pin TQFP package. According to the Intel MAX V device overview, this places it in the low-density segment of the MAX V family, optimized for glue-logic and bus-interface applications where zero standby power matters more than capacity.

What is the propagation delay of 5M80ZT100I5N?

The 5M80ZT100I5N has a pin-to-pin logic delay (tPD) of 7.5 ns over commercial conditions. This figure is extracted from the Intel MAX V family datasheet and represents a worst-case delay through the LAB-to-IO routing path at 1.8 V VCCINT and 3.3 V VCCIO.

What is the supply voltage range of 5M80ZT100I5N?

The 5M80ZT100I5N operates from a 1.8 V core supply (VCCINT) of 1.71 V to 1.89 V. The I/O banks (VCCIO) accept 1.2 V, 1.5 V, 1.8 V, 2.5 V, or 3.3 V, allowing the CPLD to bridge between mixed-voltage MCUs, memory, and peripherals without external level shifters. Source: Intel MAX V device handbook.

What is the operating temperature range of 5M80ZT100I5N?

The 'I5N' suffix indicates the industrial temperature grade, which spans -40 °C to +100 °C ambient. This makes the device suitable for factory automation, outdoor edge nodes, and automotive cabin (non-ADAS) applications, but not under-the-hood powertrain (where the 100 °C upper limit is marginal).

What is the difference between 5M80ZT100I5N and 5M40ZT100I5N?

Both parts share the same TQFP-100 package and 64 user I/O pins, but the 5M80ZT100I5N has 80 Logic Elements while the 5M40ZT100I5N has 40 Logic Elements. Functionally, the 5M80 is a superset with double the logic capacity. Source: Intel MAX V family datasheet; both are pin-to-pin compatible in the TQFP-100 footprint.

What is the difference between 5M80ZT100I5N and 5M160ZT100I5N?

The 5M80ZT100I5N has 80 Logic Elements while the 5M160ZT100I5N has 160 Logic Elements, both in the same TQFP-100 package with 64 user I/O pins. The 5M160 is a drop-in upgrade offering double the logic capacity; timing and voltage specifications are otherwise identical. Source: Intel MAX V device handbook.

Where can I download the 5M80ZT100I5N datasheet PDF?

The official 5M80ZT100I5N datasheet is published on the Intel MAX V family overview page. Access it directly via the manufacturer product page; third-party mirrors such as alterasemi.com also host copies, but the Intel-hosted PDF is the canonical revision. Source: https://www.intel.com/content/www/us/en/docs/programmable/683519/current/max-v-cpld-overview.html.

Where to buy 5M80ZT100I5N online?

The 5M80ZT100I5N is listed in stock at distributors including DigiKey (PN 544-3243-ND), Mouser, LCSC (C1521097), and Infinity-Semiconductor. LCSC shows approximately 7.37 USD at 1000-piece quantities as of 2026-09-06. Authorized distributors are recommended to avoid counterfeit risk on this industrial-grade part.

What is the price of 5M80ZT100I5N as of 2026-09-06?

As of 2026-09-06, the 5M80ZT100I5N is listed from approximately 7.37 USD per unit at 1000-piece quantity breaks on LCSC, with single-piece pricing around 12.50 USD on Western distributors. Pricing varies with reel packaging, lead-free finish, and distributor stock. Source: LCSC, DigiKey listings retrieved 2026-09-06.

Is 5M80ZT100I5N in stock and what is the lead time?

The 5M80ZT100I5N shows active stock at LCSC, Infinity-Semiconductor, and several Western distributors as of 2026-09-06. Lead time on LCSC is typically 2-4 weeks for factory-direct orders; DigiKey and Mouser typically ship from regional warehouses within 1-2 business days for stocked units.

5M80ZT100I5N vs 5M160ZT100I5N - which is better for I/O expansion?

For pure I/O expansion with minimal glue logic, the 5M80ZT100I5N (80 LE) is usually the better value choice since both share the identical 64-I/O TQFP-100 footprint. Choose the 5M160ZT100I5N only if your design exceeds 80 Logic Elements after synthesis, otherwise the extra capacity is wasted silicon. Source: Intel MAX V datasheet density table.

When should I choose 5M80ZT100I5N over a small FPGA?

Choose the 5M80ZT100I5N over a small FPGA when you need deterministic timing, instant-on operation (no boot PROM), zero standby current, and modest logic capacity under 80 LE. FPGAs win when you need high logic density, dedicated DSP blocks, transceivers, or soft-core processors. Source: Intel MAX V design guide.

What is the best drop-in replacement for 5M80ZT100I5N?

The best drop-in replacements for 5M80ZT100I5N are other MAX V family members in the TQFP-100 package with 64 user I/O pins, such as 5M40ZT100I5N (downgrade to 40 LE) and 5M160ZT100I5N (upgrade to 160 LE). Both share identical pinout, voltage, and timing characteristics, allowing PCB-level substitution without rework. Source: Intel MAX V family handbook.

Can 5M80ZT100I5N replace a discrete 74-series logic board?

Yes, the 5M80ZT100I5N is commonly used to consolidate multiple 74-series TTL or CMOS packages (gates, latches, muxes, decoders) into a single programmable device. This reduces PCB area, BOM count, and quiescent current while adding design flexibility through reprogrammability. Source: Intel MAX V design handbook typical-application section.

Where is the 5M80ZT100I5N pinout documented?

The 5M80ZT100I5N pinout for the TQFP-100 package is published in the Intel MAX V device handbook, organized by bank (Bank 1, Bank 2, Bank 3, Bank 4) with each I/O pin labeled by pin number, function (LVCMOS/LVTTL/LVDS), and JTAG programming assignment. Use the Quartus II Pin Planner tool to validate pin assignments before board fabrication.

Dữ liệu tham khảo kỹ thuật cho 5M80ZT100I5N — so sánh, hướng dẫn thiết kế và thông tin tuân thủ.

Hướng dẫn chọn lựa

Choose the 5M80ZT100I5N when you need a low-power, deterministic, instant-on logic device for industrial-temperature (-40 C to +100 C) applications that fit within 80 Logic Elements. It is the sweet spot for MCU I/O expansion, multi-voltage bus bridging, address decoding, and board-level glue-logic consolidation. Downgrade to 5M40ZT100I5N if your synthesis uses under 40 LE to save cost; upgrade to 5M160ZT100I5N or 5M240ZT100I5N if logic capacity is exhausted. For commercial temperature 0 C to +85 C applications, the 5M80ZT100C5N is equivalent and may be lower cost. Avoid the 5M570ZT100I5N unless you genuinely need 570 LE - its slower 9.0 ns tPD can become a bottleneck. For under-the-hood automotive, choose an AEC-Q100 qualified variant or a different device family.

So sánh với các sản phẩm thay thế

Tham số	Sản phẩm này	5M40ZT100I5N	5M160ZT100I5N	5M240ZT100I5N	5M570ZT100I5N	5M80ZT100C5N
Brand	Intel	Intel	Intel	Intel	Intel	Intel
Package	TQFP-100	TQFP-100 - same	TQFP-100 - same	TQFP-100 - same	TQFP-100 - same	TQFP-100 - same
Logic Elements	80	40 (-50%)	160 (+100%)	240 (+200%)	570 (+612%)	80 (same)
User I/O Pins	64	64 (same)	64 (same)	64 (same)	64 (same)	64 (same)
Pin-to-Pin Delay (tPD)	7.5 ns	7.5 ns	7.5 ns	7.5 ns	9.0 ns	7.5 ns
Core Voltage (VCCINT)	1.71-1.89 V	1.71-1.89 V	1.71-1.89 V	1.71-1.89 V	1.71-1.89 V	1.71-1.89 V
Operating Temperature	-40C to +100C (Industrial)	-40C to +100C (Industrial)	-40C to +100C (Industrial)	-40C to +100C (Industrial)	-40C to +100C (Industrial)	0C to +85C (Commercial)
Configuration Memory	Internal flash (non-volatile)	Internal flash (non-volatile)	Internal flash (non-volatile)	Internal flash (non-volatile)	Internal flash (non-volatile)	Internal flash (non-volatile)

Bảo phân biệt quan trọng

Instant-on non-volatile flash eliminates boot PROM (vsSmall SRAM FPGAs (Cyclone IV, Spartan-6))
MultiVolt I/O banks natively bridge 1.2 V to 3.3 V (vsDiscrete 74LVC/74AVC level shifters)
Pin-compatible density scaling within MAX V family (vs5M40ZT100I5N and 5M160ZT100I5N)

Ghi chú thiết kế

Decouple every VCCINT and VCCIO pin with a 0.1 microfarad ceramic capacitor placed within 50 mil of the package pin; add a 1 microfarat bulk capacitor near each VCCIO bank. Estimated: assuming 80 LE switching at 50 MHz with typical toggle rates, the 1.8 V core draws roughly 15-25 mA active and under 50 microamp standby - place one 10 microfarat tantalum near the VCCINT rail to handle inrush during instant-on. Source: Intel MAX V power estimation spreadsheet.

The TQFP-100 package has a thermal pad area of approximately 8 mm x 8 mm. While the MAX V family is low-power (under 100 mW typical), a continuous ground pour on all four layers directly under the package improves thermal performance and reduces ground bounce. Keep high-speed traces (clock, JTAG) on inner layers to minimize EMI. Source: Intel MAX V hardware design guide.

Do not mix 3.3 V and 1.5 V signaling on the same VCCIO bank - each bank shares a single VCCIO supply rail, so mixed-voltage groups must be assigned to separate banks (1-4). Failing to observe this constraint causes input leakage or logic errors. Also, the JTAG pins (TDI/TMS/TCK/TDO) must be pulled to a defined state during normal operation; a floating TCK can latch the TAP controller into a test mode. Source: Intel MAX V device handbook.

Thông tin tuân thủ

RoHS

Compliant

REACH

Compliant

AEC-Q100

Not Qualified

Không chì

Yes

Không halogen

Yes

Khoáng vật xung đột

Compliant

RoHS compliant per Intel product page. The 5M80ZT100I5N itself is industrial-grade (I5N), not AEC-Q100 qualified; for automotive applications use 5M80ZT100A5N (if available) or a dedicated AEC-Q100 qualified CPLD.

Dữ liệu được xác minh vào: 2026-09-06 — dữ liệu được xác minh và quản lý bởi đội ngũ kỹ thuật phần cứng của XAIPART

Nguồn: Distributor, Distributor, Distributor, Manufacturer Datasheet, Octopart, Manufacturer Product Page

Tìm kiếm liên quan

5M80ZT100I5N 5M80ZT100I5N datasheet Intel MAX V 80 LE CPLD TQFP-100 CPLD 64 I/O MAX V 1.8V 7.5ns CPLD 5M80ZT100I5N I/O expansion 5M80ZT100I5N vs 5M160ZT100I5N 5M80ZT100I5N buy price MAX V CPLD replacement non-volatile CPLD instant on 5M80ZT100I5N pinout TQFP-100 what is the logic delay of 5M80ZT100I5N MAX V CPLD distributor stock industrial temperature CPLD -40 to 100 CPLD vs small FPGA glue logic

Các bộ phận và thuật ngữ liên quan

Intel Altera 5M80ZT100I5N 5M40ZT100I5N 5M160ZT100I5N 5M240ZT100I5N 5M570ZT100I5N 5M80ZT100C5N MAX V CPLD Complex Programmable Logic Device Logic Element Look-Up Table TQFP-100 MultiVolt I/O LVCMOS LVTTL LVDS JTAG IEEE 1149.1 JEDEC J-STD-020 MSL3 RoHS AEC-Q100 Quartus II in-system programming instant-on non-volatile flash address decoder glue logic