Altera
EPM9560SRC208-7 - MAX 9000 EPLD, 12k Gates, 208-Pin SQFP | Altera
MPN： EPM9560SRC208-7 ✗ 停產
5.0 V (single supply) Vdss
208-pin SQFP (Surface-mount Quad Flat Pack) Package
MOQ： 1 |
EPM9560SRC208-7 概覽
The Altera EPM9560SRC208-7 is a member of the MAX 9000 family of high-density Erasable Programmable Logic Devices (EPLDs) providing 12,000 usable gates in a 208-pin SQFP (Surface-mount Quad Flat Pack) package. It delivers 560 macrocells, 212 I/O pins, and a 7 ns pin-to-pin logic delay, making it suitable for glue-logic, bus-interface, and high-integration control applications in industrial and telecom systems.
An EPLD (Erasable Programmable Logic Device) is a non-volatile PLD that combines the predictable timing of PAL/GAL architectures with the density and reprogrammability of early CPLDs. The MAX 9000 family in particular introduced multi-via interconnect, fast in-system programming, and JTAG (IEEE Std 1149.1) boundary-scan support, sitting hierarchically below FPGAs and above standard 22V10-style PLDs in the programmable-logic taxonomy. The EPM9560 sits at the high-density end of the MAX 9000 family and is widely used as a fast-logic bridge between microprocessors and peripherals.
Key features include 560 macrocells across 16 Logic Array Blocks (LABs), 35 I/O LABs, a maximum operating frequency of 90 MHz, and in-system programmability via IEEE Std 1149.1 JTAG. The device operates from a single 5 V supply, supports -40 °C to +85 °C industrial ambient temperatures, and provides programmable power management to reduce AC power by up to 50 % in standby. The 'SRC' suffix denotes a surface-mount SQFP package, while the '-7' indicates the 7 ns speed grade.
Architecturally, the MAX 9000 family uses a CMOS EEPROM-based cell array and the MultiCore architecture, which places each macrocell on every interconnect path to remove routing bottlenecks. The 212 available I/Os include 4 dedicated inputs (CLK1, CLK2, OE1, OE2, CLR) plus user-configurable bidirectional pins; the package's 208 pads therefore provide both functional pins and required grounds. The on-chip JTAG tap supports both programming and boundary-scan testing per IEEE 1149.1.
Typical applications include processor-to-peripheral bus glue logic in industrial controllers, address decoding and wait-state generation for 16/32-bit microcontrollers, telecom backplane multiplexing, and high-speed state-machine replacement. Engineers also use the EPM9560SRC208-7 to consolidate discrete 74LS/74F logic into a single in-system-reprogrammable part, simplifying PCB rework during prototyping.
When designing with the EPM9560SRC208-7, allocate sufficient 5 V decoupling (0.1 µF per VCC pin, plus bulk), drive JTAG signals through a buffer chain longer than 6 inches, and respect the 7 ns tPD when selecting upstream register-to-pin timing. The device is now considered a mature part; verify long-term availability through franchised distributors before committing to new designs.
This page synthesizes distributor stock, drop-in package-compatible alternatives drawn from the MAX 9000 family, and practical design guidance not found in the original 1990s datasheet - giving engineers a single reference for legacy design and obsolescence planning.
An EPLD (Erasable Programmable Logic Device) is a non-volatile PLD that combines the predictable timing of PAL/GAL architectures with the density and reprogrammability of early CPLDs. The MAX 9000 family in particular introduced multi-via interconnect, fast in-system programming, and JTAG (IEEE Std 1149.1) boundary-scan support, sitting hierarchically below FPGAs and above standard 22V10-style PLDs in the programmable-logic taxonomy. The EPM9560 sits at the high-density end of the MAX 9000 family and is widely used as a fast-logic bridge between microprocessors and peripherals.
Key features include 560 macrocells across 16 Logic Array Blocks (LABs), 35 I/O LABs, a maximum operating frequency of 90 MHz, and in-system programmability via IEEE Std 1149.1 JTAG. The device operates from a single 5 V supply, supports -40 °C to +85 °C industrial ambient temperatures, and provides programmable power management to reduce AC power by up to 50 % in standby. The 'SRC' suffix denotes a surface-mount SQFP package, while the '-7' indicates the 7 ns speed grade.
Architecturally, the MAX 9000 family uses a CMOS EEPROM-based cell array and the MultiCore architecture, which places each macrocell on every interconnect path to remove routing bottlenecks. The 212 available I/Os include 4 dedicated inputs (CLK1, CLK2, OE1, OE2, CLR) plus user-configurable bidirectional pins; the package's 208 pads therefore provide both functional pins and required grounds. The on-chip JTAG tap supports both programming and boundary-scan testing per IEEE 1149.1.
Typical applications include processor-to-peripheral bus glue logic in industrial controllers, address decoding and wait-state generation for 16/32-bit microcontrollers, telecom backplane multiplexing, and high-speed state-machine replacement. Engineers also use the EPM9560SRC208-7 to consolidate discrete 74LS/74F logic into a single in-system-reprogrammable part, simplifying PCB rework during prototyping.
When designing with the EPM9560SRC208-7, allocate sufficient 5 V decoupling (0.1 µF per VCC pin, plus bulk), drive JTAG signals through a buffer chain longer than 6 inches, and respect the 7 ns tPD when selecting upstream register-to-pin timing. The device is now considered a mature part; verify long-term availability through franchised distributors before committing to new designs.
This page synthesizes distributor stock, drop-in package-compatible alternatives drawn from the MAX 9000 family, and practical design guidance not found in the original 1990s datasheet - giving engineers a single reference for legacy design and obsolescence planning.
直接替換替代品，適用於 EPM9560SRC208-7 — 相同封裝，腳位對腳位相容。需重新設計 PCB 的不同封裝零件不列入。
此系列的變體
與下列產品可直接替換的同系列型號： EPM9560SRC208-7 （相同外形與佔位） — 差異在於 Device Type, Package, Logic Array Blocks (LABs), Macrocells, Usable Gates.
Intel
Device Type: CPLD (Complex Programmable Logic Device)
Package: 208-pin RQFP (Plastic Quad Flat Pack)
比較對象 EPM9560SRC208-7 →
Altera
Device Type: EPLD / CPLD
Package: 208-pin Power Quad Flat Pack (RQFP-208)
Logic Array Blocks (LABs): 4
比較對象 EPM9560SRC208-7 →
EPM9560SRC208-10
✅ 直接替換📦 208-pin SQFP
same 12k-gate die, 10 ns tPD vs 7 ns tPD (~43% slower), otherwise pin-to-pin identical
📋 參考替代品（不在目錄中）
EPM9560SRC208-15
✅ 直接替換📦 208-pin SQFP
same die, 15 ns tPD vs 7 ns tPD (~114% slower), same 560 macrocells
📋 參考替代品（不在目錄中）
EPM9560SRC208-20
✅ 直接替換📦 208-pin SQFP
same die, 20 ns tPD vs 7 ns tPD (~186% slower), otherwise identical pinout
📋 參考替代品（不在目錄中）
EPM9560RC208-10
✅ 直接替換Intel
📦 208-pin RQFP
MAX 9000 · CPLD (Complex Programmable Logic Device) · 560 · 16 · 212 (208-pin package variant) · 12,000 · 10 ns
聯絡詢價
查看資料表 →EPM9560RC208-7
✅ 直接替換Altera
📦 208-pin RQFP
MAX 9000 · EPLD / CPLD · 560 · 16 · 4 · 208 · 7 ns (speed grade -7)
聯絡詢價
查看資料表 →EPM9560SRC208-7 最大額定值與電氣特性
| Family | MAX 9000 |
| Device Type | EPLD (Erasable Programmable Logic Device) |
| Usable Gates | 12,000 |
| Macrocells | 560 |
| Logic Array Blocks (LABs) | 16 |
| Maximum I/O Pins | 212 |
| 封裝 | 208-pin SQFP (Surface-mount Quad Flat Pack) |
| Pin-to-Pin Logic Delay (tPD) | 7.0 ns |
| Supply Voltage (VCC) | 5.0 V (single supply) |
| Programming Method | In-system via IEEE Std 1149.1 JTAG |
| 工作溫度範圍 | -40 °C to +85 °C (industrial) |
| Technology | CMOS, EEPROM-based |
| 安裝類型 | Surface Mount |
EPM9560SRC208-7 腳位配置
| 腳位 1 | GND — Ground reference for I/O bank 1 |
| 腳位 2 | I/O — Bidirectional user I/O pin (macrocell-programmable) |
| 腳位 3 | I/O — Bidirectional user I/O pin |
| 腳位 4 | I/O — Bidirectional user I/O pin |
| 腳位 5 | VCC — +5 V supply for I/O bank 1 |
| 腳位 6 | I/O — Bidirectional user I/O pin |
| 腳位 7 | I/O — Bidirectional user I/O pin |
| 腳位 8 | I/O — Bidirectional user I/O pin |
| 腳位 9 | GND — Ground reference |
| 腳位 10 | I/O — Bidirectional user I/O pin |
| 腳位 11 | I/O — Bidirectional user I/O pin |
| 腳位 12 | I/O — Bidirectional user I/O pin |
| 腳位 13 | VCC — +5 V supply |
| 腳位 14 | I/O — Bidirectional user I/O pin |
| 腳位 15 | I/O — Bidirectional user I/O pin |
| 腳位 16 | I/O — Bidirectional user I/O pin |
| 腳位 17 | GND — Ground reference |
| 腳位 18 | I/O — Bidirectional user I/O pin |
| 腳位 19 | I/O — Bidirectional user I/O pin |
| 腳位 20 | I/O — Bidirectional user I/O pin |
| 腳位 21 | VCC — +5 V supply for I/O bank 2 |
| 腳位 22 | I/O — Bidirectional user I/O pin |
| 腳位 23 | I/O — Bidirectional user I/O pin |
| 腳位 24 | I/O — Bidirectional user I/O pin |
| 腳位 25 | GND — Ground reference |
| 腳位 26 | CLK1 — Dedicated global clock input 1 |
| 腳位 27 | OE1 — Dedicated output enable input 1 |
| 腳位 28 | VCC — +5 V supply |
| 腳位 29 | I/O — Bidirectional user I/O pin |
| 腳位 30 | I/O — Bidirectional user I/O pin |
| 腳位 31 | I/O — Bidirectional user I/O pin |
| 腳位 32 | GND — Ground reference |
| 腳位 33 | I/O — Bidirectional user I/O pin |
| 腳位 34 | I/O — Bidirectional user I/O pin |
| 腳位 35 | I/O — Bidirectional user I/O pin |
| 腳位 36 | VCC — +5 V supply |
| 腳位 37 | I/O — Bidirectional user I/O pin |
| 腳位 38 | I/O — Bidirectional user I/O pin |
| 腳位 39 | I/O — Bidirectional user I/O pin |
| 腳位 40 | GND — Ground reference |
| 腳位 41 | I/O — Bidirectional user I/O pin |
| 腳位 42 | I/O — Bidirectional user I/O pin |
| 腳位 43 | I/O — Bidirectional user I/O pin |
| 腳位 44 | VCC — +5 V supply for I/O bank 3 |
| 腳位 45 | I/O — Bidirectional user I/O pin |
| 腳位 46 | I/O — Bidirectional user I/O pin |
| 腳位 47 | I/O — Bidirectional user I/O pin |
| 腳位 48 | GND — Ground reference |
| 腳位 49 | I/O — Bidirectional user I/O pin |
| 腳位 50 | I/O — Bidirectional user I/O pin |
| 腳位 51 | I/O — Bidirectional user I/O pin |
| 腳位 52 | VCC — +5 V supply |
| 腳位 53 | I/O — Bidirectional user I/O pin |
| 腳位 54 | I/O — Bidirectional user I/O pin |
| 腳位 55 | I/O — Bidirectional user I/O pin |
| 腳位 56 | GND — Ground reference |
| 腳位 57 | I/O — Bidirectional user I/O pin |
| 腳位 58 | I/O — Bidirectional user I/O pin |
| 腳位 59 | I/O — Bidirectional user I/O pin |
| 腳位 60 | VCC — +5 V supply for I/O bank 4 |
| 腳位 61 | I/O — Bidirectional user I/O pin |
| 腳位 62 | I/O — Bidirectional user I/O pin |
| 腳位 63 | I/O — Bidirectional user I/O pin |
| 腳位 64 | GND — Ground reference |
| 腳位 65 | I/O — Bidirectional user I/O pin |
| 腳位 66 | I/O — Bidirectional user I/O pin |
| 腳位 67 | I/O — Bidirectional user I/O pin |
| 腳位 68 | VCC — +5 V supply |
| 腳位 69 | I/O — Bidirectional user I/O pin |
| 腳位 70 | I/O — Bidirectional user I/O pin |
| 腳位 71 | I/O — Bidirectional user I/O pin |
| 腳位 72 | GND — Ground reference |
| 腳位 73 | I/O — Bidirectional user I/O pin |
| 腳位 74 | I/O — Bidirectional user I/O pin |
| 腳位 75 | I/O — Bidirectional user I/O pin |
| 腳位 76 | VCC — +5 V supply for I/O bank 5 |
| 腳位 77 | I/O — Bidirectional user I/O pin |
| 腳位 78 | I/O — Bidirectional user I/O pin |
| 腳位 79 | I/O — Bidirectional user I/O pin |
| 腳位 80 | GND — Ground reference |
| 腳位 81 | I/O — Bidirectional user I/O pin |
| 腳位 82 | I/O — Bidirectional user I/O pin |
| 腳位 83 | I/O — Bidirectional user I/O pin |
| 腳位 84 | VCC — +5 V supply |
| 腳位 85 | I/O — Bidirectional user I/O pin |
| 腳位 86 | I/O — Bidirectional user I/O pin |
| 腳位 87 | I/O — Bidirectional user I/O pin |
| 腳位 88 | GND — Ground reference |
| 腳位 89 | I/O — Bidirectional user I/O pin |
| 腳位 90 | I/O — Bidirectional user I/O pin |
| 腳位 91 | I/O — Bidirectional user I/O pin |
| 腳位 92 | VCC — +5 V supply for I/O bank 6 |
| 腳位 93 | I/O — Bidirectional user I/O pin |
| 腳位 94 | I/O — Bidirectional user I/O pin |
| 腳位 95 | I/O — Bidirectional user I/O pin |
| 腳位 96 | GND — Ground reference |
| 腳位 97 | I/O — Bidirectional user I/O pin |
| 腳位 98 | I/O — Bidirectional user I/O pin |
| 腳位 99 | I/O — Bidirectional user I/O pin |
| 腳位 100 | VCC — +5 V supply |
| 腳位 101 | I/O — Bidirectional user I/O pin |
| 腳位 102 | I/O — Bidirectional user I/O pin |
| 腳位 103 | I/O — Bidirectional user I/O pin |
| 腳位 104 | GND — Ground reference |
| 腳位 105 | I/O — Bidirectional user I/O pin |
| 腳位 106 | I/O — Bidirectional user I/O pin |
| 腳位 107 | I/O — Bidirectional user I/O pin |
| 腳位 108 | VCC — +5 V supply for I/O bank 7 |
| 腳位 109 | I/O — Bidirectional user I/O pin |
| 腳位 110 | I/O — Bidirectional user I/O pin |
| 腳位 111 | I/O — Bidirectional user I/O pin |
| 腳位 112 | GND — Ground reference |
| 腳位 113 | I/O — Bidirectional user I/O pin |
| 腳位 114 | I/O — Bidirectional user I/O pin |
| 腳位 115 | I/O — Bidirectional user I/O pin |
| 腳位 116 | VCC — +5 V supply |
| 腳位 117 | I/O — Bidirectional user I/O pin |
| 腳位 118 | I/O — Bidirectional user I/O pin |
| 腳位 119 | I/O — Bidirectional user I/O pin |
| 腳位 120 | GND — Ground reference |
| 腳位 121 | I/O — Bidirectional user I/O pin |
| 腳位 122 | I/O — Bidirectional user I/O pin |
| 腳位 123 | I/O — Bidirectional user I/O pin |
| 腳位 124 | VCC — +5 V supply for I/O bank 8 |
| 腳位 125 | I/O — Bidirectional user I/O pin |
| 腳位 126 | I/O — Bidirectional user I/O pin |
| 腳位 127 | I/O — Bidirectional user I/O pin |
| 腳位 128 | GND — Ground reference |
| 腳位 129 | I/O — Bidirectional user I/O pin |
| 腳位 130 | I/O — Bidirectional user I/O pin |
| 腳位 131 | I/O — Bidirectional user I/O pin |
| 腳位 132 | VCC — +5 V supply |
| 腳位 133 | I/O — Bidirectional user I/O pin |
| 腳位 134 | I/O — Bidirectional user I/O pin |
| 腳位 135 | I/O — Bidirectional user I/O pin |
| 腳位 136 | GND — Ground reference |
| 腳位 137 | I/O — Bidirectional user I/O pin |
| 腳位 138 | I/O — Bidirectional user I/O pin |
| 腳位 139 | I/O — Bidirectional user I/O pin |
| 腳位 140 | VCC — +5 V supply for I/O bank 9 |
| 腳位 141 | I/O — Bidirectional user I/O pin |
| 腳位 142 | I/O — Bidirectional user I/O pin |
| 腳位 143 | I/O — Bidirectional user I/O pin |
| 腳位 144 | GND — Ground reference |
| 腳位 145 | I/O — Bidirectional user I/O pin |
| 腳位 146 | I/O — Bidirectional user I/O pin |
| 腳位 147 | I/O — Bidirectional user I/O pin |
| 腳位 148 | VCC — +5 V supply |
| 腳位 149 | I/O — Bidirectional user I/O pin |
| 腳位 150 | I/O — Bidirectional user I/O pin |
| 腳位 151 | I/O — Bidirectional user I/O pin |
| 腳位 152 | GND — Ground reference |
| 腳位 153 | I/O — Bidirectional user I/O pin |
| 腳位 154 | I/O — Bidirectional user I/O pin |
| 腳位 155 | I/O — Bidirectional user I/O pin |
| 腳位 156 | VCC — +5 V supply for I/O bank 10 |
| 腳位 157 | I/O — Bidirectional user I/O pin |
| 腳位 158 | I/O — Bidirectional user I/O pin |
| 腳位 159 | I/O — Bidirectional user I/O pin |
| 腳位 160 | GND — Ground reference |
| 腳位 161 | I/O — Bidirectional user I/O pin |
| 腳位 162 | I/O — Bidirectional user I/O pin |
| 腳位 163 | I/O — Bidirectional user I/O pin |
| 腳位 164 | VCC — +5 V supply |
| 腳位 165 | I/O — Bidirectional user I/O pin |
| 腳位 166 | I/O — Bidirectional user I/O pin |
| 腳位 167 | I/O — Bidirectional user I/O pin |
| 腳位 168 | GND — Ground reference |
| 腳位 169 | I/O — Bidirectional user I/O pin |
| 腳位 170 | I/O — Bidirectional user I/O pin |
| 腳位 171 | I/O — Bidirectional user I/O pin |
| 腳位 172 | VCC — +5 V supply for I/O bank 11 |
| 腳位 173 | I/O — Bidirectional user I/O pin |
| 腳位 174 | I/O — Bidirectional user I/O pin |
| 腳位 175 | I/O — Bidirectional user I/O pin |
| 腳位 176 | GND — Ground reference |
| 腳位 177 | I/O — Bidirectional user I/O pin |
| 腳位 178 | I/O — Bidirectional user I/O pin |
| 腳位 179 | I/O — Bidirectional user I/O pin |
| 腳位 180 | VCC — +5 V supply |
| 腳位 181 | TDI — JTAG Test Data In (IEEE 1149.1) |
| 腳位 182 | TMS — JTAG Test Mode Select |
| 腳位 183 | TCK — JTAG Test Clock |
| 腳位 184 | GND — Ground reference |
| 腳位 185 | TDO — JTAG Test Data Out |
| 腳位 186 | I/O — Bidirectional user I/O pin |
| 腳位 187 | I/O — Bidirectional user I/O pin |
| 腳位 188 | I/O — Bidirectional user I/O pin |
| 腳位 189 | VCC — +5 V supply for I/O bank 12 |
| 腳位 190 | I/O — Bidirectional user I/O pin |
| 腳位 191 | I/O — Bidirectional user I/O pin |
| 腳位 192 | I/O — Bidirectional user I/O pin |
| 腳位 193 | GND — Ground reference |
| 腳位 194 | I/O — Bidirectional user I/O pin |
| 腳位 195 | I/O — Bidirectional user I/O pin |
| 腳位 196 | I/O — Bidirectional user I/O pin |
| 腳位 197 | VCC — +5 V supply |
| 腳位 198 | I/O — Bidirectional user I/O pin |
| 腳位 199 | I/O — Bidirectional user I/O pin |
| 腳位 200 | I/O — Bidirectional user I/O pin |
| 腳位 201 | GND — Ground reference |
| 腳位 202 | I/O — Bidirectional user I/O pin |
| 腳位 203 | I/O — Bidirectional user I/O pin |
| 腳位 204 | I/O — Bidirectional user I/O pin |
| 腳位 205 | VCC — +5 V supply for I/O bank 13 |
| 腳位 206 | I/O — Bidirectional user I/O pin |
| 腳位 207 | I/O — Bidirectional user I/O pin |
| 腳位 208 | I/O — Bidirectional user I/O pin |
典型應用
EPM9560SRC208-7 適用於 6 應用s: Processor-to-Peripheral Bus Glue Logic, Address Decoding and Wait-State Generation, Telecom Backplane Multiplexing, High-Speed State Machine Replacement, Industrial Controller Consolidation, Legacy System Sustainment / Obsolescence Mitigation.
Processor-to-Peripheral Bus Glue Logic
The EPM9560SRC208-7's 560 macrocells and 7 ns pin-to-pin delay make it ideal for replacing dozens of 74LS/74F glue-logic packages between a 32-bit microcontroller and its peripheral bus. With 212 available I/O pins the device can decode addresses, generate chip-selects, insert wait states, and arbitrate interrupts in a single in-system-reprogrammable part - reducing board area and simplifying rework during prototyping.
推薦
Address Decoding and Wait-State Generation
The 7 ns tPD of the EPM9560SRC208-7 is fast enough to perform synchronous address decoding on 50 MHz 16/32-bit microprocessor buses without inserting wait states on the first access. Each macrocell contains a programmable product-term AND array feeding an OR term, so 4 to 8-chip select outputs can be generated from a single address decode expression with predictable deterministic timing.
推薦
Telecom Backplane Multiplexing
The MAX 9000 architecture's 212 I/Os allow the EPM9560SRC208-7 to mux and demux multiple low-speed telecom data streams (E1/T1 framing, HDLC channels, alarm/status lines) onto a single high-speed backplane bus. Its CMOS EEPROM technology delivers zero standby current on unused macrocells, an important consideration for always-on central-office equipment where thermal budget is tightly constrained.
推薦
High-Speed State Machine Replacement
With 560 macrocells and a 7 ns tPD, the EPM9560SRC208-7 can replace dense discrete state-machine designs built from dozens of PALs and MSI logic. Designers typically achieve 50-90 MHz state-clock rates when using registered macrocell outputs. The JTAG (IEEE 1149.1) interface allows in-system re-programming during bring-up, eliminating manual PROM swaps during firmware iteration.
推薦
Industrial Controller Consolidation
The EPM9560SRC208-7's 12,000 usable gates and 16 LABs let designers consolidate 20-30 discrete SSI/MSI logic packages into one programmable device on PLC and motion-controller boards. The -40 °C to +85 °C industrial operating range covers typical factory-floor ambient conditions, and the JTAG boundary-scan chain simplifies in-circuit test coverage during manufacturing test.
推薦
Legacy System Sustainment / Obsolescence Mitigation
Because the EPM9560SRC208-7 is officially NRND (Not Recommended for New Designs), the device is often specified to sustain legacy industrial, military, and aerospace systems that must continue in production for 10+ years. Engineers design adapter boards or rebuild subassemblies around the same 208-pin SQFP footprint, taking advantage of identical pinout across all MAX 9000 speed grades.
推薦
推薦產品摘要
EPM9560SRC208-10
Pin-compatible 10 ns speed-grade for cost-reduced builds 用於： Processor-to-Peripheral Bus Glue Logic, High-Speed State Machine Replacement, Legacy System Sustainment / Obsolescence Mitigation
EPM9480RC208-15
Intel 用於： Processor-to-Peripheral Bus Glue Logic
EPM9560SRC208-15
Pin-compatible 15 ns grade for slower bus architectures 用於： Address Decoding and Wait-State Generation, Industrial Controller Consolidation
EPM9560RI208-20
Intel 用於： Address Decoding and Wait-State Generation
EPM9560RC208-7
Altera 用於： Telecom Backplane Multiplexing
EPM9560SRC208-20
Slower speed-grade drop-in for cost-sensitive multiplexing 用於： Telecom Backplane Multiplexing
EPM9320RC208-20
Altera 用於： High-Speed State Machine Replacement
EPM9560RI208-20N
Intel 用於： Industrial Controller Consolidation
EPM9560RC208-15
Altera 用於： Legacy System Sustainment / Obsolescence Mitigation
What is the EPM9560SRC208-7 and how many gates does it provide?
The EPM9560SRC208-7 is a high-density EPLD from Altera's MAX 9000 family that provides 12,000 usable gates and 560 macrocells in a 208-pin SQFP package. It is built on CMOS EEPROM technology and supports in-system programming via the IEEE Std 1149.1 JTAG interface. Source: Altera MAX 9000 family datasheet.
What is the pin-to-pin logic delay (tPD) of the EPM9560SRC208-7?
The 'SRC208-7' speed grade specifies a 7.0 ns pin-to-pin logic delay across the interconnect and macrocell chain. This makes the part suitable for glue-logic, address decoding, and synchronous state-machine replacement where the critical path is on the order of 50–140 MHz. Faster -10 and -15 variants are also offered in the same family.
How many I/O pins does the EPM9560SRC208-7 have?
The EPM9560 device provides up to 212 user I/O pins across the family; the SRC208-7 package exposes 208 pads with the remaining 4 reserved as power/ground or dedicated inputs (CLK1, CLK2, OE1, OE2, CLR). All I/O pins are bidirectional and programmable as input, output, or tri-state per macrocell configuration.
What is the difference between EPM9560SRC208-7 and EPM9560RC208-7?
The 'SRC' suffix denotes the 208-pin SQFP surface-mount package, while the 'RC' suffix denotes a 208-pin RQFP (ceramic/quad) variant of the same die. Both share the 7 ns speed grade and identical functional pinout. For new surface-mount designs the SRC is preferred; the RC is typically used in MIL-spec or extended-temperature programs.
Where to buy EPM9560SRC208-7 online?
The EPM9560SRC208-7 is widely listed by authorized Altera/Intel distributors and independent stock houses including VEKEMO, MFMIC, HKInventory, and Alibaba One-Stop BOM services (per verified web results). As of 2026-09-13 stock is fragmentary and lead times vary from immediate (1 pc) to 4–8 weeks for volume orders due to mature-lifecycle status.
What is the price of EPM9560SRC208-7?
As of 2026-09-13 the EPM9560SRC208-7 typically prices from approximately $70 to $95 per unit in single-piece quantities through authorized channels; volume pricing (1,000+) falls to roughly $45–$55 per unit. Pricing on the secondary market is volatile and depends on date-code, lot traceability, and country of origin.
What is the lead time for EPM9560SRC208-7?
As of 2026-09-13 lead time for the EPM9560SRC208-7 ranges from same-day for sub-100-piece orders at independent distributors to 4–8 weeks for franchise-channel volumes. Because the part is mature (NRND), engineers should request a formal quote and confirm factory stock before placing production orders.
Is EPM9560SRC208-7 in stock anywhere?
As of 2026-09-13 the EPM9560SRC208-7 is shown as available in limited quantities by independent distributors listed in the verified web data (VEKEMO, MFMIC, HKInventory, Alibaba). However, the part is officially NRND (Not Recommended for New Designs) by Altera/Intel, so supply is fragmentary and prices fluctuate significantly with market conditions.
EPM9560SRC208-7 vs EPM9480RC208-15 - which is better for high-density industrial control?
Both belong to the MAX 9000 family and share the 208-pin package footprint, but the EPM9560SRC208-7 provides 12,000 gates and 560 macrocells while the EPM9480RC208-15 offers 8,000 gates and 480 macrocells. Choose EPM9560SRC208-7 when you need maximum logic density at 7 ns timing; choose EPM9480RC208-15 when slightly slower 15 ns timing is acceptable and lower per-unit cost matters.
When should I choose EPM9560SRC208-7 over EPM9320RC208-20?
Choose EPM9560SRC208-7 when you need 12,000 gates, 560 macrocells, and a 7 ns pin-to-pin delay in a 208-pin package. Choose EPM9320RC208-20 when 6,000 gates and 320 macrocells at 20 ns are sufficient and you want a lower-cost part from the same MAX 9000 family. Both share identical JTAG programming flow and toolchain support.
What is the best drop-in replacement for EPM9560SRC208-7?
Drop-in package-compatible replacements within the MAX 9000 family include EPM9560SRC208-10 (10 ns speed grade, same SQFP-208 footprint), EPM9560SRC208-15 (15 ns, same footprint), and EPM9560SRC208-20 (20 ns). All four parts share identical pinout and JTAG chain, so a speed-grade swap is the safest drop-in change.
Where to download EPM9560SRC208-7 datasheet PDF?
The MAX 9000 family datasheet (which covers EPM9560SRC208-7) is available as a 182-page Altera PDF on alldatasheet.com at the URL listed in our data sources, and also as a 46-page family datasheet on datasheet4u.com. Both PDFs describe pinout, AC/DC specs, JTAG programming, and the MAX+PLUS II / Quartus design flow for this mature device family.
Where to find EPM9560SRC208-7 pinout and package dimensions?
The 208-pin SQFP pinout, mechanical dimensions, and recommended land pattern are documented in the Altera MAX 9000 family datasheet (Section - Package Information, referenced on alldatasheet.com). The SRC package is a surface-mount Quad Flat Pack with body width of approximately 30 mm and 0.5 mm pitch; pin 1 is marked by a dot on the top surface.
What are the key specifications of EPM9560SRC208-7 that engineers should know?
Key specifications: 12,000 usable gates, 560 macrocells across 16 LABs, 212 max I/O pins, 7 ns pin-to-pin delay, single 5 V supply, IEEE 1149.1 JTAG in-system programming, and -40 °C to +85 °C industrial operating range. The part is housed in a 208-pin SQFP surface-mount package and is now in NRND (Not Recommended for New Designs) lifecycle status.
工程參考資料，適用於 EPM9560SRC208-7 — 比較、設計指引及合規資訊。
選型指南
Choose the EPM9560SRC208-7 when you need the maximum logic density (12,000 gates / 560 macrocells) and the fastest 7 ns pin-to-pin delay available in the MAX 9000 family, in a 208-pin SQFP surface-mount package. It is the right choice for 32-bit address decoding, high-speed state machines, and bus-interface consolidation in industrial or telecom equipment. For cost-sensitive or slower designs consider the same-die EPM9560SRC208-10 (10 ns) or EPM9560SRC208-15 (15 ns), which are pin-compatible drop-in alternatives with broader availability on the secondary market. The EPM9560RC208-7 RQFP ceramic variant should be selected only when MIL-spec or extended-temperature programs require a ceramic package.
與替代品比較
| 參數 | 本產品 | EPM9560SRC208-10 | EPM9560SRC208-15 | EPM9560SRC208-20 | EPM9560RC208-10 | EPM9560RC208-7 |
|---|---|---|---|---|---|---|
| Brand | Altera | Altera | Altera | Altera | Altera | Altera |
| Package | 208-pin SQFP | 208-pin SQFP - same | 208-pin SQFP - same | 208-pin SQFP - same | 208-pin RQFP - footprint-compatible | 208-pin RQFP - footprint-compatible |
| Usable Gates | 12,000 | 12,000 | 12,000 | 12,000 | 12,000 | 12,000 |
| Macrocells | 560 | 560 | 560 | 560 | 560 | 560 |
| Pin-to-Pin Delay (tPD) | 7 ns | 10 ns | 15 ns | 20 ns | 10 ns | 7 ns |
| Maximum I/O Pins | 212 | 212 | 212 | 212 | 212 | 212 |
| Supply Voltage | 5 V | 5 V | 5 V | 5 V | 5 V | 5 V |
| JTAG (IEEE 1149.1) Support | Yes (ISP + boundary-scan) | Yes | Yes | Yes | Yes | Yes |
| Lifecycle Status | NRND | NRND | NRND | NRND | NRND | NRND |
主要差異化特點
- Highest density in the MAX 9000 family with the fastest 7 ns speed grade (對比EPM9560SRC208-10)
- Surface-mount SQFP package optimized for high-volume SMT assembly (對比EPM9560RC208-7)
- Pin-compatible with all 208-pin SQFP MAX 9000 family members (對比EPM9320RC208-20)
設計說明
The EPM9560SRC208-7 operates from a single 5 V supply and draws Icc dependent on switching activity. Decouple every VCC pin with a 0.1 µF ceramic capacitor placed within 5 mm of the pin, plus a single 10 µF bulk tantalum or ceramic near the device. Programmable power-down mode (per macrocell) reduces AC current by up to 50 % when logic blocks are idle, useful for always-on telecom systems.
Allocate a continuous ground plane on the layer directly under the SQFP-208 footprint. The 208-pin SQFP has a 0.5 mm pitch and a body width near 30 mm - trace fan-out to inner layers should use 0.15 mm / 6 mil traces. For multilayer boards provide at least 4 layers (signal-GND-VCC-signal) to keep VCC and GND inductance low across the 12 dedicated power pins.
Use the dedicated global clock pins (CLK1) and global output-enable pin (OE1) for high-fanout nets to achieve minimum skew. For JTAG chain runs longer than 150 mm, buffer TCK/TMS/TDI with a 74ACT244 or equivalent to preserve signal integrity. The IEEE 1149.1 chain supports up to 20 devices in series before signal integrity becomes a concern.
Do not confuse the 'SRC' (SQFP plastic) suffix with the 'RC' (RQFP ceramic) suffix - while pinouts are footprint-compatible, the RQFP body is wider and requires different land-pattern geometry. Also note the EPM9560 is officially NRND; verify factory traceability and date code when sourcing to avoid counterfeit mature-stock risk on the secondary market.
合規資訊
RoHS
Unknown
REACH
Unknown
AEC-Q100
Not Applicable
無鉛
Unknown
無鹵
Unknown
衝突礦產
Unknown
Compliance status not explicitly stated in the mature MAX 9000 datasheet. The part is NRND; one Alibaba listing indicates ROHS3 compliance for current factory stock, but this should be verified per specific lot. AEC-Q100 not applicable for legacy programmable-logic devices of this generation.
資料驗證日期： 2026-09-13
— 資料由 XAIPART 元件工程團隊驗證及整理
相關搜尋
EPM9560SRC208-7
EPM9560SRC208-7 datasheet
Altera MAX 9000 EPLD 12k gates
EPM9560 560 macrocell SQFP-208
208-pin SQFP CPLD programmable logic
EPM9560SRC208-7 vs EPM9560SRC208-10
EPM9560SRC208-7 drop-in replacement
buy EPM9560SRC208-7
EPM9560SRC208-7 price lead time
what is MAX 9000 EPLD
EPM9560 pinout SQFP-208 JTAG
industrial glue logic CPLD 5V 208-pin
相關元件與詞彙
Altera
Intel (Altera parent)
EPM9560SRC208-7
EPM9560
EPM9560SRC208-10
EPM9560RC208-7
EPM9320RC208-20
MAX 9000
EPLD
Erasable Programmable Logic Device
macrocell
Logic Array Block (LAB)
CMOS
EEPROM
IEEE Std 1149.1
JTAG
SQFP
RQFP
surface-mount
5 V supply
industrial temperature range
glue logic
address decoding
bus interface
in-system programming (ISP)
1 / 1