Intel

5M570ZT100I5N - MAX V CPLD 440LE 100TQFP | Intel | Industrial

Teilenummer: 5M570ZT100I5N ✓ Aktiv

Auf Lager Versand in 1–3 Werktagen

1.8 V Vdss 100-pin TQFP (14 x 14 mm) Package 118.3 MHz Speed Flash (non-volatile, instant-on) Memory

Ab $6.74 USD / Stück

MOQ: 1 |

Preis aktualisiert: 2026-09-06

Mengenpreise

Menge	Stückpreis	Gesamt
1	$10.92	$10,92
10	$9.85	$98,50
100	$8.62	$862,00
500	$7.48	$3.740,00
1.000	$6.74	$6.740,00

ℹ️ Alle Preise sind in USD

Datenblatt anzeigen (PDF) Alternativen ansehen

Menge

5M570ZT100I5N Übersicht

The Intel (formerly Altera) 5M570ZT100I5N is a MAX V family Complex Programmable Logic Device (CPLD) delivering 570 logic elements, 440 macrocells, and a 9 ns pin-to-pin propagation delay in a 100-pin TQFP package. Operating from a 1.8 V core supply with 118.3 MHz maximum internal frequency, it targets low-power, glue-logic and bus-interface bridging in industrial temperature grade (-40C to +100C) designs.

A CPLD (Complex Programmable Logic Device) is a non-volatile programmable logic device that sits between simple gate arrays and full FPGAs in the programmable logic hierarchy. CPLD -> programmable logic -> logic IC -> semiconductor. MAX V devices use a flash-backed look-up table (LUT) architecture with a deterministic timing fabric, making them ideal for implementing boot-loading glue logic, address decoding, power-up sequencing, and high-speed control state machines where instant-on non-volatility is required.

The 5M570ZT100I5N integrates 570 logic elements across 440 macrocells with 8 dedicated clock pins and up to 79 user I/O. The MultiVolt core supports 1.8 V, 2.5 V, 3.3 V, and 5.0 V mixed-voltage operation through bank-based I/O standards including LVCMOS, LVTTL, and PCI. The JTAG-based in-system programmability (ISP) eliminates external boot memory and reduces bill-of-materials cost.

The MAX V architecture combines a continuous interconnect fabric with flash configuration memory, delivering instant-on behavior at sub-1 ms wake time. Internal pull-up resistors on every I/O eliminate external biasing networks, while the built-in flash reduces board complexity by removing the need for external boot PROMs in FPGA-coprocessor designs. The device supports the Quartus Prime design suite from synthesis through place-and-route and programming.

Typical applications include industrial control bus decoding, motor-drive interface glue, I/O expansion for microcontrollers, power-supply sequencing, address latch and chip-select generation, and FPGA-configuration supervision. The wide -40C to +100C industrial temperature range suits factory automation, building controls, and ruggedized embedded systems.

When designing with this part, allocate sufficient decoupling (100 nF plus 10 uF bulk per supply pin pair) and follow Altera's TQFP-100 land pattern recommendations. Verify I/O bank voltage compatibility when bridging between 3.3 V and 1.8 V logic domains to prevent contention during configuration.

This page synthesizes distributor pricing, pin-compatible alternatives from the MAX V family, and practical design notes that complement - not duplicate - the manufacturer datasheet.

Drop-in-Alternativen für 5M570ZT100I5N – gleiches Gehäuse, Pin-kompatibel. Bauteile mit anderem Gehäuse, die eine PCB-Überarbeitung erfordern, sind ausgeschlossen.

Varianten dieser Serie

Modelle derselben Serie, die drop-in-kompatibel sind mit 5M570ZT100I5N (gleiche Bauform und Footprint) – abweichend in Package, Configuration Memory, Programming Interface, User Flash Memory, Family.

5M570ZF256I5N

Intel

Package: 256-ball FBGA (FineLine BGA), 17 mm × 17 mm

Configuration Memory: Non-volatile flash (instant-on)

User Flash Memory: 8 Kbits (8192 bits)