Altera

EP1S40F1020C6 - 41,250 LE Stratix FPGA, 773 I/O, 1020-BGA | Altera

Teilenummer: EP1S40F1020C6 ✗ Abgekündigt

Auf Lager Versand in 1–3 Werktagen

1.5 V Vdss LVTTL, LVCMOS, LVDS, SSTL, HSTL, PCI, PCI-X Rds(on) 1020-BBGA, FC-FBGA, 33 x 33 mm, 1.0 mm pitch Package 450.05 MHz Speed 3,423,744 bits (TriMatrix: M512 + M4K + M-RAM) Memory

Ab $1380 USD / Stück

MOQ: 1 |

Preis aktualisiert: 2026-09-07

Mengenpreise

Menge	Stückpreis	Gesamt
1	$1836.69	$1.836,69
10	$1700	$17.000,00
25	$1600	$40.000,00
100	$1480	$148.000,00
500	$1380	$690.000,00

ℹ️ Alle Preise sind in USD

Datenblatt anzeigen (PDF) Alternativen ansehen

Menge

EP1S40F1020C6 Übersicht

The Altera (Intel) EP1S40F1020C6 is a member of the original Stratix FPGA family, delivering 41,250 logic elements in a 1020-ball flip-chip BGA package with 773 user I/O pins. It is fabricated on a 1.5 V, 0.13 µm CMOS process and operates up to 450.05 MHz core frequency, making it one of the highest-density SRAM-based FPGAs in its generation.

A Field-Programmable Gate Array (FPGA) is a programmable logic device that lets engineers implement arbitrary digital logic via a configurable array of logic elements, embedded multipliers, memory blocks, and routing. The Stratix family sits at the top of Altera's high-performance lineup and uses a hierarchy that maps to: logic element -> logic array block (LAB) -> device fabric -> FPGA -> programmable logic device -> semiconductor. The original Stratix family introduced DSP blocks and TriMatrix memory that became the foundation for later Stratix II, III, and IV families.

Key features of the EP1S40F1020C6 include 4,235 Kbits of embedded RAM (M4K + M512 blocks) organized as TriMatrix memory, dedicated DSP blocks for high-speed multiplication, up to 12 high-speed transceiver channels (depending on variant), and support for external memory interfaces including DDR SDRAM, DDR2, QDR, and RLDRAM. The device supports multiple I/O standards including LVDS, LVTTL, LVCMOS, SSTL, and HSTL through its 773 user I/O pins, which is unusually high for a 1020-BGA package.

The EP1S40F1020C6 uses a 1020-ball FineLine BGA (FCBGA) with 33 x 33 mm body size and 1.0 mm ball pitch, providing high I/O density for routing-intensive designs. It is powered from a 1.5 V core supply with separate PLL analog supplies, and operates across the commercial 0 °C to +85 °C temperature range. The part is supplied in tray packaging with a single unit price around $1,836 as of 2026-09-07, reflecting its mature lifecycle status and constrained supply chain.

Typical applications include high-speed telecommunications backplanes, signal processing in radar and imaging systems, prototyping for ASICs, network switching fabrics, and high-performance DSP pipelines. The device's embedded memory and DSP blocks make it well-suited for FIR filters, FFT engines, and real-time video processing.

When designing with this part, engineers should note that the original Stratix family has been superseded by Stratix II/III/IV/10 families for new designs. Existing boards targeting the EP1S40F1020C6 should use Quartus II design software (legacy versions up to 13.0sp1) and verify availability via authorized distributors before committing to new production.

Drop-in-Alternativen für EP1S40F1020C6 – gleiches Gehäuse, Pin-kompatibel. Bauteile mit anderem Gehäuse, die eine PCB-Überarbeitung erfordern, sind ausgeschlossen.

Varianten dieser Serie

Modelle derselben Serie, die drop-in-kompatibel sind mit EP1S40F1020C6 (gleiche Bauform und Footprint) – abweichend in Package, DSP Blocks, RoHS Status, Process Technology, Embedded Memory.

EP1S40F1020C5

Intel

Package: 1020-ball FC-FBGA (33 mm x 33 mm)

DSP Blocks: Yes (dedicated hardware multipliers)

Process Technology: 130 nm