Altera

EPM9560WC208 - 560 Macrocell EE PLD MAX 9000 | Altera | CQFP-208

MPN: EPM9560WC208 ✗ Akhir Hidup

3.3 V or 5 V Vdss 208-pin CQFP (Ceramic Quad Flat Pack) Package 117.6 MHz Speed Non-volatile EE (instant-on) Memory

Ajukan Diskon

MOQ: 1 |

Lihat Datasheet (PDF) Lihat Alternatif

Kuantitas

EPM9560WC208 Ringkasan

The Altera EPM9560WC208 is a 560-macrocell electrically erasable programmable logic device (EE PLD) from the MAX 9000 family, packaged in a 208-pin ceramic quad flat pack (CQFP-208) with 0.50 mm terminal pitch. It operates from 3.3 V or 5 V rails, supports a maximum clock frequency of approximately 117.6 MHz, and provides up to 149 user-configurable I/O lines for high-density glue-logic and state-machine integration. The device uses a CMOS EE process that retains configuration in non-volatile cells, allowing instant-on behaviour without an external boot PROM.

The MAX 9000 family is a high-density complex programmable logic device (CPLD) lineage positioned between classic PAL/GAL arrays and modern FPGAs. It integrates multiple logic array blocks (LABs) with a programmable interconnect matrix (PIA), giving engineers thousands of usable flip-flops (the EPM9560 series reaches 772 flip-flops) on a single die. Designers choose this category when deterministic pin-to-pin timing, instant-on non-volatile configuration, and 5 V tolerance are all required - conditions that mainstream SRAM-based FPGAs cannot meet without external supervision.

Key features of the EPM9560WC208 include 560 macrocells across 35 LABs, 772 dedicated flip-flops, 16.6 ns pin-to-pin propagation delay in the -15 speed grade, in-system programmability via IEEE 1149.1 JTAG, and built-in hot-socketing support that allows the device to be inserted into a powered backplane without latch-up. The CQFP-208 ceramic package is a ruggedized form factor that historically served military, aerospace, and down-hole telemetry applications where plastic packages are unsuitable.

The architecture is built on a CMOS electrically erasable process; configuration EEPROM cells hold the pattern even when power is removed, eliminating the boot PROM required by SRAM FPGAs. With 149 I/O pins distributed across 5 V-tolerant banks, the EPM9560WC208 can bridge multiple logic domains on the same board, including 3.3 V microcontrollers, 5 V peripheral buses, and TTL peripherals, simplifying mixed-voltage glue logic.

Typical applications include military and aerospace avionics, industrial motor control, telecom backplane bridging, legacy bus protocol conversion (VME, PCI), and replacement of multiple discrete PAL/GAL devices. Engineers select the EPM9560WC208 when the design needs the instant-on behaviour of non-volatile EE memory combined with the timing predictability of a MAX-family CPLD.

When designing with this part, ensure that the JTAG chain is correctly ordered and that the ceramic CQFP-208 package is matched to a socket or PCB land pattern rated for ceramic body dimensions. Note that Altera has issued a Product Discontinuance Notice (PDN) for selected MAX 9000 ordering codes, so designers should verify lifecycle status and consider migrating to the EPM9560 in the 208-pin RQFP plastic package for new designs.

This page synthesizes distributor availability, drop-in alternatives, lifecycle status, and practical design notes not found in the manufacturer datasheet.

Alternatif penggantian untuk EPM9560WC208 — paket yang sama, pin-pada-pin kompatibel. Bagian paket yang berbeda memerlukan kerja ulang PCB diabaikan.

Variasi di dalam seri ini

Model-series yang sama yang kompatibel dengan penggantian EPM9560WC208 (sama faktor bentuk dan footprint) — berbeda di dalam Package, Device Type, Process Technology, User I/O Pins, Device Family.

EPM9560ARC208-10

Intel

Package: 208-pin RQFP (PowerQuad Flat Pack) with exposed pad

User I/O Pins: 153 I/O

Device Family: MAX 9000A (Multiple Array MatriX)