EP910DC-35 vs EP910DI-30 비교

다음의 상세 나란히 비교: EP910DC-35 제조: Altera 및 EP910DI-30 제조: Rochester Electronics. 주요 사양, 전기적 파라미터, 패키징, 수명 주기 상태, 가격 및 재고를 비교하여 설계 요구 사항에 가장 적합한 부품을 결정하십시오.

사양 비교

파라미터 EP910DC-35 EP910DI-30
브랜드 Altera Rochester Electronics
카테고리 FPGA & CPLD FPGA & CPLD
수명 주기 상태 Obsolete NRND
재고 상태 In Stock In Stock
단가 (USD) $10.95 $17.60
Device Type UV-Erasable CMOS PLD (PAL-type) —
Family Classic EPLD EP910 Classic EPLD (Altera EP910 series)
Architecture PAL-type sum-of-products AND-OR array —
Usable Gates 900 gates —
Macrocells 24 —
Product Terms 240 —
Dedicated Inputs 12 10
I/O Pins 24 —
Total Inputs 36 —
Propagation Delay (tpd) 35 ns 30 ns
최대 클록 주파수 37 MHz (typical, internal) —
Supply Voltage (Vcc) 4.75 V to 5.25 V (5 V nominal) —
동작 온도 0 °C to +70 °C (commercial) -40C to +85C (industrial)
패키지 40-pin CDIP (Ceramic DIP) with quartz window CDIP-40 (ceramic DIP, 40-pin with UV window)
Lead Pitch 2.540 mm —
Termination Style Through-Hole —
Programming Method JEDEC fuse map via device programmer; UV erase —
Technology CMOS, UV-erasable EPROM cell CMOS, UV-erasable EPROM
RoHS 상태 Non-compliant (ceramic DIP with Pb-bearing lead finish) [DATA_NEEDED: RoHS compliance status]
Lifecycle Obsolete / last-time-buy from authorized distributors —
Product Type — UV-Erasable Programmable Logic Device (EPLD)
Macrocell Count — 24
Maximum Toggle Frequency (fmax) — 62 MHz
Supply Voltage (VCC) — 5 V (single supply)
실장 유형 — Through-Hole (DIP)
Dedicated I/O Pins — 12 (12 input + 12 output)
Output Enable Pins — 2
핀 수 — 40
Programmable Logic Element — JEDEC fuse map (3rd-party programmer)
Manufacturer (Original) — Altera (now Intel PSG)
Current Distributor / Authorized Aftermarket — Rochester Electronics, LLC

데이터시트 & 자료

모든 제품 보기 BOM 생성 견적 요청