EP910DM883B vs EP910DC-35 Pengandingan

Pengandingan Sisi Kiri Sisi Kanan Terperinci EP910DM883B disebabkan oleh Altera dan EP910DC-35 disebabkan oleh Altera. Bandingkan spesifikasi utama, parameter elektrik, pakej, status kehidupan, harga, dan keupayaan untuk menentukan komponen terbaik untuk keperluan disenjaya anda.

Pengandingan Spesifikasi

Parametr EP910DM883B EP910DC-35
Merek Altera Altera
Kategori FPGA & CPLD FPGA & CPLD
Status Lingkungan Hidup Obsolete Obsolete
Manufacturer Altera (now part of Intel) —
Family Classic EPLD - EP910 Series Classic EPLD EP910
Device Type Erasable Programmable Logic Device (EPLD) UV-Erasable CMOS PLD (PAL-type)
Architecture PAL-type AND-OR-NOT, CMOS PAL-type sum-of-products AND-OR array
Macrocells 24 24
Inputs 36 —
Outputs 24 —
Product Terms 240 240
Propagation Delay (tPD) 40 ns (typical) —
Frekuensi Klock Maksimum 25 MHz 37 MHz (typical, internal)
Supply Voltage (VCC) 5 V —
Programming Voltage (VPP) 12.5 V (UV-erase window) —
Suhu Operasi -55 °C to +125 °C (military) 0 °C to +70 °C (commercial)
Kemasan CDIP-40 (Ceramic DIP, 40-pin) 40-pin CDIP (Ceramic DIP) with quartz window
Jenis Pemasangan Through-Hole (DIP) —
MIL Processing MIL-STD-883B Class B —
Configuration Memory UV-erasable EPROM —
Logic Elements Combinational + Registered —
Status RoHS [DATA_NEEDED: RoHS status] Non-compliant (ceramic DIP with Pb-bearing lead finish)
Lead-Free [DATA_NEEDED: lead-free status] —
Usable Gates — 900 gates
Dedicated Inputs — 12
I/O Pins — 24
Total Inputs — 36
Propagation Delay (tpd) — 35 ns
Supply Voltage (Vcc) — 4.75 V to 5.25 V (5 V nominal)
Lead Pitch — 2.540 mm
Termination Style — Through-Hole
Programming Method — JEDEC fuse map via device programmer; UV erase
Technology — CMOS, UV-erasable EPROM cell
Lifecycle — Obsolete / last-time-buy from authorized distributors

Laporan Datasheet & Sumber

Lihat Semua Produk Buat BOQ Minta Bao Harga