Intel

EPM7128AETC100-10N - MAX 7000AE 128-Macrocell CPLD | Intel | TQFP-100

Name: EPM7128AETC100-10N - MAX 7000AE 128-Macrocell CPLD | Intel | TQFP-100
Brand: Intel
SKU: EPM7128AETC100-10N

MPN: EPM7128AETC100-10N ✗ Cuối đời

3.3 V Vdss TQFP-100 Package -10 Speed

Yêu cầu báo giá

MOQ: 1 |

Xem tài liệu kỹ thuật (PDF) Xem các bộ thay thế

Số lượng

EPM7128AETC100-10N Tóm tắt

The Intel (formerly Altera) EPM7128AETC100-10N is a high-performance 3.3V EEPROM-based Complex Programmable Logic Device (CPLD) from the MAX 7000AE family, providing 128 macrocells, 2500 usable gates, and 84 user I/Os in a 100-pin TQFP package. Built on a second-generation Multiple Array MatriX (MAX) architecture with enhanced internal interconnect, the device supports in-system programmability via IEEE Std. 1149.1 (JTAG) and delivers 10ns pin-to-pin logic delays, making it compatible with 33 MHz PCI Local Bus Specification Revision 2.2 timing in -10 speed grades.

A CPLD is a non-volatile, instant-on programmable logic device that combines the deterministic timing of PAL/PLA architectures with the density of small FPGAs, sitting between discrete glue logic and full FPGAs in the system hierarchy. The MAX 7000AE series belongs to the broader programmable logic family, which scales from these 32-to-512-macrocell CPLDs up to modern high-density FPGAs; CPLDs are preferred when deterministic propagation delay, single-chip non-volatile boot, and simple JTAG-based ISP are required without the need for an external configuration memory.

Key features include 128 macrocells with 16 logic array blocks, 84 user I/O pins, 3.3V core operation with 5.0V tolerant I/O, and an extended commercial temperature range. Each macrocell contains a programmable AND/OR array with a configurable register that can be bypassed for combinational logic or retained for sequential state machines. The device also includes four JTAG-compliant pins (TDI, TDO, TMS, TCK) supporting boundary-scan test and in-system programming.

The MAX architecture implements a global interconnect fabric that routes signals between Logic Array Blocks (LABs) with predictable timing, eliminating the routing-delay variability seen in SRAM-based FPGAs. The non-volatile EEPROM cells retain the programmed logic across power cycles, providing instant-on behavior at sub-microsecond times, which is critical in industrial control and PCI bus glue applications where the host processor expects deterministic configuration before reset deassertion.

Typical applications include PCI bus interface glue logic, glue logic for microprocessor and DSP systems, bus decoding and address mapping, state-machine controllers, and 5V-to-3.3V translation bridges. Industrial and telecom equipment designs frequently pair the EPM7128AE with host processors to implement custom peripherals, bus arbitration, and timing-sensitive I/O expansion.

When designing with this device, note that the 'N' suffix denotes lead-free / Pb-free assembly. Designers migrating from older 5V MAX 7000S parts must verify input-threshold compatibility because the AE core operates at 3.3V while outputs are 5V tolerant only with external pull-up. Always consult the MAX 7000AE Programmable Logic Device Family Data Sheet for timing model details.

This page synthesizes distributor pricing, parametric alternatives, and practical design notes not found in the manufacturer datasheet.

Bộ thay thế dễ dàng lắp đặt cho EPM7128AETC100-10N — cùng gói, chân-to-chân tương thích. Các bộ phận yêu cầu hàn PCB bị loại trừ.

Các biến thể trong loạt này

Các mẫu cùng loạt có thể lắp đặt dễ dàng tương thích với EPM7128AETC100-10N (cùng hình factor và footprint) — khác nhau ở Package, Operating Temperature, Family, Process Technology, JTAG Support.

EPM570GT100C5N

Intel

Operating Temperature: 0C to +85C (Commercial)

JTAG Support: IEEE 1149.1 boundary scan