EPM9560RC208-17 - MAX 9000 CPLD 12K Gates 560 Macro Cells | Altera
Référence : EPM9560RC208-17 ✗ Fin de vie| Qté | Prix unitaire | Total |
|---|---|---|
| 1 | $95 | $95,00 |
| 10 | $82.5 | $825,00 |
| 100 | $70 | $7 000,00 |
| 500 | $61.2 | $30 600,00 |
| 1 000 | $54.75 | $54 750,00 |
EPM9560RC208-17 Présentation
A Complex Programmable Logic Device (CPLD) is a non-volatile programmable logic IC that sits between simple PAL/GAL devices and high-density FPGAs in the programmable logic taxonomy. CPLDs use a classic AND-OR PLA structure with EEPROM or flash configuration memory, providing deterministic timing, instant-on behavior, and high fan-in. They are commonly used for glue logic, address decoding, bus interfacing, and state-machine control. Within Altera's portfolio, the MAX 9000 series is a third-generation MAX architecture family positioned for high-density industrial designs.
Key features of the EPM9560RC208-17 include 212 user I/O pins (suitable for bus-intensive designs), a 5V VCC core, in-system programmability via IEEE 1149.1 JTAG, and Altera's classic MAX architecture that supplies deterministic 17 ns tPD with consistent routing delays regardless of logic utilization. The EEPROM cells are rated for at least 100 program/erase cycles, supporting design iteration and field upgrades.
From an architectural standpoint, the device contains 16 LABs interconnected via a programmable interconnect array (PIA). Each macro cell includes a programmable AND/OR array feeding a configurable flip-flop, allowing registered or combinatorial outputs. The interconnect uses continuous, fast-channel routing so that delays do not depend on logic density - a key advantage over FPGAs in critical timing paths.
Typical applications include 5V industrial glue logic, address decoding for microprocessor and DSP buses, peripheral interfacing in legacy telecom and factory automation systems, pin-compatible replacements for mature designs, and any application requiring predictable 17 ns timing at 5V. Designers often pair the EPM9560RC208-17 with parallel-bus microcontrollers such as the 80C186, 68k, or MIPS-style processors, or use it as a peripheral controller on VME/PCI-derivative buses.
When designing with this part, note that the EPM9560RC208-17 is part of the mature MAX 9000 family, originally released in the mid-1990s. Long-term availability varies; engineers should verify current lifecycle status with Intel/Altera before committing to new designs. The 208-pin RQFP package provides ample I/O but consumes significant board area versus modern QFP/BGA packages - plan PCB layout accordingly.
This page synthesizes distributor stock, parametric drop-in alternatives, lifecycle indicators, and design notes not found in the manufacturer datasheet, helping engineers evaluate the EPM9560RC208-17 for both legacy maintenance and new 5V designs.
Alternatives de remplacement direct pour EPM9560RC208-17 — même boîtier, compatible broche à broche. Les références à boîtier différent nécessitant une retouche du PCB sont exclues.
Variantes de cette série
Modèles de la même série directement compatibles avec EPM9560RC208-17 (même facteur de forme et même empreinte) — différant par Package, Speed Grade, Usable Gates, Device Type, Pin-to-Pin Delay (tPD).
Outil de comparaison rapide — sélectionnez des références alternatives pour une comparaison côte à côte :
EPM9560RC208-15
✅ Remplacement direct✓ En stock
Contactez-nous pour le prix
Voir la fiche technique →EPM9560RC208-20
✅ Remplacement direct✓ En stock
Contactez-nous pour le prix
Voir la fiche technique →EPM9560RC208-12
✅ Remplacement direct✓ En stock
Contactez-nous pour le prix
Voir la fiche technique →EPM9560RC208-15N
✅ Remplacement direct✓ En stock
$19.85 / unité
Voir la fiche technique →EPM9560RC208-16
✅ Remplacement direct✓ En stock
$52.4 / unité
Voir la fiche technique →EPM9560RC208-17 Valeurs maximales et caractéristiques électriques
| Family | MAX 9000 |
| Product Type | CPLD (EPLD, in-system programmable) |
| Usable Gates | 12,000 |
| Macro Cells | 560 |
| Logic Array Blocks (LABs) | 16 |
| Pin-to-Pin Delay (tPD) | 17 ns |
| Maximum Counter Frequency | 117.6 MHz |
| User I/O Pins | 212 |
| Supply Voltage (VCC) | 5 V |
| Boîtier | 208-pin RQFP (RC208) |
| Programming Technology | EEPROM (in-system programmable) |
| Program/Erase Cycles | 100 minimum |
| JTAG (IEEE 1149.1) Support | Yes |
| Architecture | Third-generation MAX (AND-OR PLA) |
| Type de montage | Surface Mount |
Configuration des broches de EPM9560RC208-17
| Broche 1 | I/O — User I/O pin (macrocell-driven) |
| Broche 2 | I/O — User I/O pin |
| Broche 3 | GND — Ground |
| Broche 4 | I/O — User I/O pin |
| Broche 5 | I/O — User I/O pin |
| Broche 6 | VCC — 5V supply |
| Broche 7 | I/O — User I/O pin |
| Broche 8 | I/O — User I/O pin |
| Broche 9 | I/O — User I/O pin |
| Broche 10 | I/O — User I/O pin |
| Broche 11 | GND — Ground |
| Broche 12 | I/O — User I/O pin |
| Broche 13 | I/O — User I/O pin |
| Broche 14 | I/O — User I/O pin |
| Broche 15 | I/O — User I/O pin |
| Broche 16 | VCC — 5V supply |
| Broche 17 | I/O — User I/O pin |
| Broche 18 | I/O — User I/O pin |
| Broche 19 | GND — Ground |
| Broche 20 | I/O — User I/O pin |
| Broche 21 | I/O — User I/O pin |
| Broche 22 | I/O — User I/O pin |
| Broche 23 | I/O — User I/O pin |
| Broche 24 | VCC — 5V supply |
| Broche 25 | I/O — User I/O pin |
| Broche 26 | I/O — User I/O pin |
| Broche 27 | GND — Ground |
| Broche 28 | I/O — User I/O pin |
| Broche 29 | I/O — User I/O pin |
| Broche 30 | I/O — User I/O pin |
| Broche 31 | I/O — User I/O pin |
| Broche 32 | VCC — 5V supply |
| Broche 33 | I/O — User I/O pin |
| Broche 34 | I/O — User I/O pin |
| Broche 35 | GND — Ground |
| Broche 36 | I/O — User I/O pin |
| Broche 37 | I/O — User I/O pin |
| Broche 38 | I/O — User I/O pin |
| Broche 39 | I/O — User I/O pin |
| Broche 40 | VCC — 5V supply |
| Broche 41 | GCLK1 — Global clock input 1 |
| Broche 42 | GCLK2 — Global clock input 2 |
| Broche 43 | OE1 — Output enable 1 |
| Broche 44 | OE2 — Output enable 2 |
| Broche 45 | CLR — Global clear |
| Broche 46 | I/O — User I/O pin |
| Broche 47 | I/O — User I/O pin |
| Broche 48 | GND — Ground |
| Broche 49 | I/O — User I/O pin |
| Broche 50 | I/O — User I/O pin |
| Broche 51 | I/O — User I/O pin |
| Broche 52 | I/O — User I/O pin |
| Broche 53 | VCC — 5V supply |
| Broche 54 | I/O — User I/O pin |
| Broche 55 | I/O — User I/O pin |
| Broche 56 | GND — Ground |
| Broche 57 | I/O — User I/O pin |
| Broche 58 | I/O — User I/O pin |
| Broche 59 | I/O — User I/O pin |
| Broche 60 | I/O — User I/O pin |
| Broche 61 | VCC — 5V supply |
| Broche 62 | I/O — User I/O pin |
| Broche 63 | I/O — User I/O pin |
| Broche 64 | GND — Ground |
| Broche 65 | I/O — User I/O pin |
| Broche 66 | I/O — User I/O pin |
| Broche 67 | I/O — User I/O pin |
| Broche 68 | I/O — User I/O pin |
| Broche 69 | VCC — 5V supply |
| Broche 70 | I/O — User I/O pin |
| Broche 71 | I/O — User I/O pin |
| Broche 72 | GND — Ground |
| Broche 73 | I/O — User I/O pin |
| Broche 74 | I/O — User I/O pin |
| Broche 75 | I/O — User I/O pin |
| Broche 76 | I/O — User I/O pin |
| Broche 77 | VCC — 5V supply |
| Broche 78 | I/O — User I/O pin |
| Broche 79 | I/O — User I/O pin |
| Broche 80 | GND — Ground |
| Broche 81 | I/O — User I/O pin |
| Broche 82 | I/O — User I/O pin |
| Broche 83 | I/O — User I/O pin |
| Broche 84 | I/O — User I/O pin |
| Broche 85 | VCC — 5V supply |
| Broche 86 | I/O — User I/O pin |
| Broche 87 | I/O — User I/O pin |
| Broche 88 | GND — Ground |
| Broche 89 | I/O — User I/O pin |
| Broche 90 | I/O — User I/O pin |
| Broche 91 | I/O — User I/O pin |
| Broche 92 | I/O — User I/O pin |
| Broche 93 | VCC — 5V supply |
| Broche 94 | I/O — User I/O pin |
| Broche 95 | I/O — User I/O pin |
| Broche 96 | GND — Ground |
| Broche 97 | I/O — User I/O pin |
| Broche 98 | I/O — User I/O pin |
| Broche 99 | I/O — User I/O pin |
| Broche 100 | I/O — User I/O pin |
| Broche 101 | VCC — 5V supply |
| Broche 102 | I/O — User I/O pin |
| Broche 103 | I/O — User I/O pin |
| Broche 104 | GND — Ground |
| Broche 105 | I/O — User I/O pin |
| Broche 106 | I/O — User I/O pin |
| Broche 107 | I/O — User I/O pin |
| Broche 108 | I/O — User I/O pin |
| Broche 109 | VCC — 5V supply |
| Broche 110 | I/O — User I/O pin |
| Broche 111 | I/O — User I/O pin |
| Broche 112 | GND — Ground |
| Broche 113 | I/O — User I/O pin |
| Broche 114 | I/O — User I/O pin |
| Broche 115 | I/O — User I/O pin |
| Broche 116 | I/O — User I/O pin |
| Broche 117 | VCC — 5V supply |
| Broche 118 | I/O — User I/O pin |
| Broche 119 | I/O — User I/O pin |
| Broche 120 | GND — Ground |
| Broche 121 | I/O — User I/O pin |
| Broche 122 | I/O — User I/O pin |
| Broche 123 | I/O — User I/O pin |
| Broche 124 | I/O — User I/O pin |
| Broche 125 | VCC — 5V supply |
| Broche 126 | I/O — User I/O pin |
| Broche 127 | I/O — User I/O pin |
| Broche 128 | GND — Ground |
| Broche 129 | I/O — User I/O pin |
| Broche 130 | I/O — User I/O pin |
| Broche 131 | I/O — User I/O pin |
| Broche 132 | I/O — User I/O pin |
| Broche 133 | VCC — 5V supply |
| Broche 134 | I/O — User I/O pin |
| Broche 135 | I/O — User I/O pin |
| Broche 136 | GND — Ground |
| Broche 137 | I/O — User I/O pin |
| Broche 138 | I/O — User I/O pin |
| Broche 139 | I/O — User I/O pin |
| Broche 140 | I/O — User I/O pin |
| Broche 141 | VCC — 5V supply |
| Broche 142 | I/O — User I/O pin |
| Broche 143 | I/O — User I/O pin |
| Broche 144 | GND — Ground |
| Broche 145 | I/O — User I/O pin |
| Broche 146 | I/O — User I/O pin |
| Broche 147 | I/O — User I/O pin |
| Broche 148 | I/O — User I/O pin |
| Broche 149 | VCC — 5V supply |
| Broche 150 | I/O — User I/O pin |
| Broche 151 | I/O — User I/O pin |
| Broche 152 | GND — Ground |
| Broche 153 | I/O — User I/O pin |
| Broche 154 | I/O — User I/O pin |
| Broche 155 | I/O — User I/O pin |
| Broche 156 | I/O — User I/O pin |
| Broche 157 | VCC — 5V supply |
| Broche 158 | I/O — User I/O pin |
| Broche 159 | I/O — User I/O pin |
| Broche 160 | GND — Ground |
| Broche 161 | I/O — User I/O pin |
| Broche 162 | I/O — User I/O pin |
| Broche 163 | I/O — User I/O pin |
| Broche 164 | I/O — User I/O pin |
| Broche 165 | VCC — 5V supply |
| Broche 166 | I/O — User I/O pin |
| Broche 167 | I/O — User I/O pin |
| Broche 168 | GND — Ground |
| Broche 169 | I/O — User I/O pin |
| Broche 170 | I/O — User I/O pin |
| Broche 171 | I/O — User I/O pin |
| Broche 172 | I/O — User I/O pin |
| Broche 173 | VCC — 5V supply |
| Broche 174 | I/O — User I/O pin |
| Broche 175 | I/O — User I/O pin |
| Broche 176 | GND — Ground |
| Broche 177 | I/O — User I/O pin |
| Broche 178 | I/O — User I/O pin |
| Broche 179 | I/O — User I/O pin |
| Broche 180 | I/O — User I/O pin |
| Broche 181 | TDI — JTAG test data in |
| Broche 182 | TMS — JTAG test mode select |
| Broche 183 | TCK — JTAG test clock |
| Broche 184 | TDO — JTAG test data out |
| Broche 185 | I/O — User I/O pin |
| Broche 186 | I/O — User I/O pin |
| Broche 187 | I/O — User I/O pin |
| Broche 188 | I/O — User I/O pin |
| Broche 189 | VCC — 5V supply |
| Broche 190 | I/O — User I/O pin |
| Broche 191 | I/O — User I/O pin |
| Broche 192 | GND — Ground |
| Broche 193 | I/O — User I/O pin |
| Broche 194 | I/O — User I/O pin |
| Broche 195 | I/O — User I/O pin |
| Broche 196 | I/O — User I/O pin |
| Broche 197 | VCC — 5V supply |
| Broche 198 | I/O — User I/O pin |
| Broche 199 | I/O — User I/O pin |
| Broche 200 | GND — Ground |
| Broche 201 | I/O — User I/O pin |
| Broche 202 | I/O — User I/O pin |
| Broche 203 | I/O — User I/O pin |
| Broche 204 | I/O — User I/O pin |
| Broche 205 | VCC — 5V supply |
| Broche 206 | I/O — User I/O pin |
| Broche 207 | I/O — User I/O pin |
| Broche 208 | GND — Ground |
Applications typiques
EPM9560RC208-17 convient pour 7 applications: 5V Industrial Glue Logic, Microprocessor Bus Address Decoding, Legacy Peripheral Interfacing (VME / ISA / PCI-derivative), State-Machine and Control Logic, Pin-Compatible Replacement for Legacy MAX 9000 Designs, DSP / Data Acquisition Subsystem Support, Telecom Backplane Control.
5V Industrial Glue Logic
The EPM9560RC208-17 is well suited to 5V industrial glue-logic consolidation, where it can replace multiple discrete 74LS/74HC logic ICs with a single programmable device. Its 560 macro cells and 212 user I/Os easily accommodate 30 to 50 SSI/MSI logic functions, while the deterministic 17 ns pin-to-pin delay guarantees critical timing for handshaking and arbitration paths. Designers route legacy 5V control signals into the 208-pin RQFP and implement the logic in Altera MAX+PLUS II or Quartus II. Compared to FPGA-based replacements, the MAX 9000 family offers instant-on behavior because the configuration is stored in on-chip EEPROM, eliminating external boot memory and reducing BOM cost.
Recommandé
Microprocessor Bus Address Decoding
The EPM9560RC208-17 is widely used to decode the address bus of 16-bit and 32-bit microprocessors such as the 80C186, 68SEC000, or MIPS-style CPUs, generating chip-select and wait-state signals for memory banks and peripherals. With 560 macro cells, designers can implement full address-decode trees, interrupt controllers, and bus-arbiter logic in a single CPLD. The 212 I/O pins on the 208-pin RQFP package comfortably support 24-bit address buses plus 16-bit data buses plus control signals. The 17 ns tPD provides adequate margin for 25 MHz 80C186 designs and slower MPUs, while the EE-based configuration ensures deterministic behavior from power-on.
Recommandé
Legacy Peripheral Interfacing (VME / ISA / PCI-derivative)
The EPM9560RC208-17 is used to bridge legacy peripheral interfaces such as VMEbus, ISA, and CompactPCI-derivative buses in mature industrial and telecom equipment. Its 560 macro cells implement bus-state machines, parity generators, and timing-control logic, while 212 I/O pins handle the wide parallel buses typical of these architectures. The 17 ns speed grade is well-matched to 8 MHz ISA and 16-bit VME transfers. The in-system JTAG programming interface allows field firmware updates without removing the CPLD from the board, an essential feature for sustaining engineering of installed telecom and factory-automation systems.
Recommandé
State-Machine and Control Logic
The EPM9560RC208-17 supports large multi-state control machines for industrial controllers, motor drives, and instrumentation front-ends. The 16 LABs and continuous routing fabric of the MAX architecture mean that 20 to 30 state variables can be implemented without routing congestion or speed degradation. Designers appreciate the 17 ns tPD consistency: state-to-state transitions take the same time regardless of the number of macro cells used, simplifying worst-case timing analysis. The 5V VCC core and 208-pin RQFP package make it thermally robust for enclosed industrial enclosures where junction temperatures can rise substantially.
Recommandé
Pin-Compatible Replacement for Legacy MAX 9000 Designs
The EPM9560RC208-17 serves as a sustaining-engineering replacement for legacy MAX 9000 designs whose original CPLDs have failed or become scarce. Because all EPM9560RC208 speed grades share the same 208-pin RQFP footprint, identical pinout, and 5V supply, this part drops into boards originally designed for the -15 or -20 grade without any PCB rework. Engineers should verify the timing budget against the original speed grade: the -17 grade is between -15 and -20, making it a near-universal substitute. The Altera/Intel MAX 9000 family is supported by Quartus II legacy versions and ByteBlaster/USB-Blaster JTAG programmers for in-system reprogramming.
Recommandé
DSP / Data Acquisition Subsystem Support
The EPM9560RC208-17 is used in DSP and data-acquisition subsystems to generate timing, address sequencing, and FIFO control signals. With 560 macro cells, it can implement address generators, dual-port RAM controllers, and trigger logic for multi-channel ADC systems. The 117.6 MHz maximum counter frequency supports sample-rate generators for audio and industrial data acquisition, while the 212 user I/Os accommodate wide parallel data buses from ADCs such as the AD976 or AD9220 family. The 5V I/O capability is useful when interfacing to legacy bipolar signal-conditioning chains that produce signals above 3.3V CMOS levels.
Recommandé
Telecom Backplane Control
The EPM9560RC208-17 is deployed in legacy telecom backplane controllers where it implements H.110 CT-bus clocks, TDM bus arbiters, and shelf-management logic. Its 212 I/Os comfortably support the multi-drop backplane connectors used in legacy ATCA and proprietary telecom shelves. The 17 ns tPD provides deterministic latency for time-division-multiplexed frame alignment, while the EEPROM-based configuration ensures the backplane controller is operational within microseconds of power-up - critical for hot-swap and shelf-replacement scenarios. The 208-pin RQFP package is well established in legacy telecom form factors, enabling direct board replacement.
Recommandé
Récapitulatif des produits recommandés
Données de référence d'ingénierie pour EPM9560RC208-17 — comparaison, recommandations de conception et informations de conformité.
Guide de sélection
Comparaison avec les alternatives
| Paramètre | Ce produit | EPM9560RC208-15 | EPM9560RC208-20 | EPM9560RC208-12 | EPM9560RC208-15N | EPM9560RC208-16 |
|---|---|---|---|---|---|---|
| Brand | Altera (Intel) | Altera (Intel) | Altera (Intel) | Altera (Intel) | Altera (Intel) | Altera (Intel) |
| Package | 208-pin RQFP | 208-pin RQFP - same | 208-pin RQFP - same | 208-pin RQFP - same | 208-pin RQFP - same | 208-pin RQFP - same |
| Pin-to-Pin Delay (tPD) | 17 ns | 15 ns (-12%) | 20 ns (+18%) | 12 ns (-29%) | 15 ns (-12%) | 16 ns (-6%) |
| Usable Gates | 12,000 | 12,000 | 12,000 | 12,000 | 12,000 | 12,000 |
| Macro Cells | 560 | 560 | 560 | 560 | 560 | 560 |
| Supply Voltage | 5 V | 5 V | 5 V | 5 V | 5 V | 5 V |
| Programming Technology | EEPROM (in-system) | EEPROM (in-system) | EEPROM (in-system) | EEPROM (in-system) | EEPROM (in-system) | EEPROM (in-system) |
| Lifecycle Status | NRND | NRND | NRND | NRND | NRND | NRND |
| Unit Price (qty 1) | USD 95.00 | USD 80.00 (approx) | USD 105.00 (approx) | USD 125.00 (approx) | USD 82.00 (approx) | USD 88.00 (approx) |
Principaux différenciateurs
- Mid-range speed grade in mature MAX 9000 family (vs EPM9560RC208-15)
- 212 user I/O pins in legacy 5V architecture (vs EPM9480RC208-15)
- 5V VCC core with multi-voltage I/O bank support (vs EPM7256SRC208-10)
Notes de conception
The EPM9560RC208-17 requires a stable 5V VCC supply with decoupling capacitors placed as close as possible to every VCC/GND pin pair. Use one 0.1 uF ceramic and one 10 uF tantalum per VCC pin, plus a single 100 uF bulk capacitor at the board entry point. According to the MAX 9000 datasheet, VCC rise time must be monotonic and under 100 ms to ensure proper power-on reset of the EEPROM-based configuration logic. Add a supervisory reset IC if the 5V rail has slow rise or significant noise during hot-plug events.
Estimated: At 5V VCC, all 212 I/Os switching at 10 MHz with 50 pF loads, the EPM9560RC208-17 in the 208-pin RQFP package dissipates approximately 1.5 to 2.0 W. The RQFP has a typical theta_JA of around 35 C/W in still air, leading to a junction-temperature rise of 53 to 70 C above ambient. In enclosed industrial enclosures, add forced-air cooling or thermal vias under the package thermal pad region to keep Tj below 100 C for reliable long-term operation.
Place the EPM9560RC208-17 with all decoupling capacitors on the same PCB layer, using wide power planes for VCC and a continuous ground plane for GND. Route high-speed clock signals (GCLK1, GCLK2) with controlled impedance and matched lengths to minimize skew. Keep JTAG signals (TDI, TMS, TCK, TDO) away from switching outputs to avoid noise coupling during in-system programming. The 208-pin RQFP package has a 0.5 mm pitch - follow standard fine-pitch QFP PCB design rules for land pattern and solder mask.
Do not confuse the EPM9560RC208-17 with the EPM9560ARC208-10: the A-suffix is the Altera (Intel) re-marked version, while RC denotes the original package code. Confirm the exact ordering code with the Altera/Intel part-number decoder before sourcing. Also note that the -17 speed grade is sometimes abbreviated as '17' without the dash in distributor part search tools; explicitly request 'RC208-17' when ordering to avoid receiving the wrong speed grade.
The MAX 9000 family I/O drivers have TTL-compatible thresholds but limited slew-rate control. For signals longer than 50 mm or with stubs, add 22 to 33 ohm series-termination resistors close to the EPM9560RC208-17 output pin to dampen reflections. For clock outputs, prefer using one of the two global clock (GCLK) pins rather than routing an internal signal as a clock, because GCLK paths have lower skew and tighter jitter than the PIA routing fabric.
Informations de conformité
Compliance information for EPM9560 family is not present in the verified web data; engineers should request the latest material declaration from Intel/Altera legacy product support before specifying this part in new designs.
