EPM9560RC208-17 - MAX 9000 CPLD 12K Gates 560 Macro Cells | Altera
部品番号: EPM9560RC208-17 ✗ 生産終了| 数量 | 単価 | 小計 |
|---|---|---|
| 1 | $95 | $95.00 |
| 10 | $82.5 | $825.00 |
| 100 | $70 | $7,000.00 |
| 500 | $61.2 | $30,600.00 |
| 1,000 | $54.75 | $54,750.00 |
EPM9560RC208-17 概要
A Complex Programmable Logic Device (CPLD) is a non-volatile programmable logic IC that sits between simple PAL/GAL devices and high-density FPGAs in the programmable logic taxonomy. CPLDs use a classic AND-OR PLA structure with EEPROM or flash configuration memory, providing deterministic timing, instant-on behavior, and high fan-in. They are commonly used for glue logic, address decoding, bus interfacing, and state-machine control. Within Altera's portfolio, the MAX 9000 series is a third-generation MAX architecture family positioned for high-density industrial designs.
Key features of the EPM9560RC208-17 include 212 user I/O pins (suitable for bus-intensive designs), a 5V VCC core, in-system programmability via IEEE 1149.1 JTAG, and Altera's classic MAX architecture that supplies deterministic 17 ns tPD with consistent routing delays regardless of logic utilization. The EEPROM cells are rated for at least 100 program/erase cycles, supporting design iteration and field upgrades.
From an architectural standpoint, the device contains 16 LABs interconnected via a programmable interconnect array (PIA). Each macro cell includes a programmable AND/OR array feeding a configurable flip-flop, allowing registered or combinatorial outputs. The interconnect uses continuous, fast-channel routing so that delays do not depend on logic density - a key advantage over FPGAs in critical timing paths.
Typical applications include 5V industrial glue logic, address decoding for microprocessor and DSP buses, peripheral interfacing in legacy telecom and factory automation systems, pin-compatible replacements for mature designs, and any application requiring predictable 17 ns timing at 5V. Designers often pair the EPM9560RC208-17 with parallel-bus microcontrollers such as the 80C186, 68k, or MIPS-style processors, or use it as a peripheral controller on VME/PCI-derivative buses.
When designing with this part, note that the EPM9560RC208-17 is part of the mature MAX 9000 family, originally released in the mid-1990s. Long-term availability varies; engineers should verify current lifecycle status with Intel/Altera before committing to new designs. The 208-pin RQFP package provides ample I/O but consumes significant board area versus modern QFP/BGA packages - plan PCB layout accordingly.
This page synthesizes distributor stock, parametric drop-in alternatives, lifecycle indicators, and design notes not found in the manufacturer datasheet, helping engineers evaluate the EPM9560RC208-17 for both legacy maintenance and new 5V designs.
ドロップイン代替品: EPM9560RC208-17 — 同一パッケージでピン互換。PCBの作り直しが必要な異なるパッケージの部品は除外されています。
このシリーズのバリエーション
同一シリーズでドロップイン互換のモデル: EPM9560RC208-17 （同一形状・フットプリント） — 相違点: Package, Speed Grade, Usable Gates, Device Type, Pin-to-Pin Delay (tPD).
クイック比較ツール — 並列比較する代替部品を選択:
EPM9560RC208-15
✅ ドロップイン✓ 在庫あり
価格はお問い合わせください
データシートを見る →EPM9560RC208-20
✅ ドロップイン✓ 在庫あり
価格はお問い合わせください
データシートを見る →EPM9560RC208-12
✅ ドロップイン✓ 在庫あり
価格はお問い合わせください
データシートを見る →EPM9560RC208-15N
✅ ドロップイン✓ 在庫あり
$19.85 / 個
データシートを見る →EPM9560RC208-16
✅ ドロップイン✓ 在庫あり
$52.4 / 個
データシートを見る →EPM9560RC208-17 最大定格＆電気的特性
| Family | MAX 9000 |
| Product Type | CPLD (EPLD, in-system programmable) |
| Usable Gates | 12,000 |
| Macro Cells | 560 |
| Logic Array Blocks (LABs) | 16 |
| Pin-to-Pin Delay (tPD) | 17 ns |
| Maximum Counter Frequency | 117.6 MHz |
| User I/O Pins | 212 |
| Supply Voltage (VCC) | 5 V |
| パッケージ | 208-pin RQFP (RC208) |
| Programming Technology | EEPROM (in-system programmable) |
| Program/Erase Cycles | 100 minimum |
| JTAG (IEEE 1149.1) Support | Yes |
| Architecture | Third-generation MAX (AND-OR PLA) |
| 実装タイプ | Surface Mount |
EPM9560RC208-17 ピン構成
| ピン 1 | I/O — User I/O pin (macrocell-driven) |
| ピン 2 | I/O — User I/O pin |
| ピン 3 | GND — Ground |
| ピン 4 | I/O — User I/O pin |
| ピン 5 | I/O — User I/O pin |
| ピン 6 | VCC — 5V supply |
| ピン 7 | I/O — User I/O pin |
| ピン 8 | I/O — User I/O pin |
| ピン 9 | I/O — User I/O pin |
| ピン 10 | I/O — User I/O pin |
| ピン 11 | GND — Ground |
| ピン 12 | I/O — User I/O pin |
| ピン 13 | I/O — User I/O pin |
| ピン 14 | I/O — User I/O pin |
| ピン 15 | I/O — User I/O pin |
| ピン 16 | VCC — 5V supply |
| ピン 17 | I/O — User I/O pin |
| ピン 18 | I/O — User I/O pin |
| ピン 19 | GND — Ground |
| ピン 20 | I/O — User I/O pin |
| ピン 21 | I/O — User I/O pin |
| ピン 22 | I/O — User I/O pin |
| ピン 23 | I/O — User I/O pin |
| ピン 24 | VCC — 5V supply |
| ピン 25 | I/O — User I/O pin |
| ピン 26 | I/O — User I/O pin |
| ピン 27 | GND — Ground |
| ピン 28 | I/O — User I/O pin |
| ピン 29 | I/O — User I/O pin |
| ピン 30 | I/O — User I/O pin |
| ピン 31 | I/O — User I/O pin |
| ピン 32 | VCC — 5V supply |
| ピン 33 | I/O — User I/O pin |
| ピン 34 | I/O — User I/O pin |
| ピン 35 | GND — Ground |
| ピン 36 | I/O — User I/O pin |
| ピン 37 | I/O — User I/O pin |
| ピン 38 | I/O — User I/O pin |
| ピン 39 | I/O — User I/O pin |
| ピン 40 | VCC — 5V supply |
| ピン 41 | GCLK1 — Global clock input 1 |
| ピン 42 | GCLK2 — Global clock input 2 |
| ピン 43 | OE1 — Output enable 1 |
| ピン 44 | OE2 — Output enable 2 |
| ピン 45 | CLR — Global clear |
| ピン 46 | I/O — User I/O pin |
| ピン 47 | I/O — User I/O pin |
| ピン 48 | GND — Ground |
| ピン 49 | I/O — User I/O pin |
| ピン 50 | I/O — User I/O pin |
| ピン 51 | I/O — User I/O pin |
| ピン 52 | I/O — User I/O pin |
| ピン 53 | VCC — 5V supply |
| ピン 54 | I/O — User I/O pin |
| ピン 55 | I/O — User I/O pin |
| ピン 56 | GND — Ground |
| ピン 57 | I/O — User I/O pin |
| ピン 58 | I/O — User I/O pin |
| ピン 59 | I/O — User I/O pin |
| ピン 60 | I/O — User I/O pin |
| ピン 61 | VCC — 5V supply |
| ピン 62 | I/O — User I/O pin |
| ピン 63 | I/O — User I/O pin |
| ピン 64 | GND — Ground |
| ピン 65 | I/O — User I/O pin |
| ピン 66 | I/O — User I/O pin |
| ピン 67 | I/O — User I/O pin |
| ピン 68 | I/O — User I/O pin |
| ピン 69 | VCC — 5V supply |
| ピン 70 | I/O — User I/O pin |
| ピン 71 | I/O — User I/O pin |
| ピン 72 | GND — Ground |
| ピン 73 | I/O — User I/O pin |
| ピン 74 | I/O — User I/O pin |
| ピン 75 | I/O — User I/O pin |
| ピン 76 | I/O — User I/O pin |
| ピン 77 | VCC — 5V supply |
| ピン 78 | I/O — User I/O pin |
| ピン 79 | I/O — User I/O pin |
| ピン 80 | GND — Ground |
| ピン 81 | I/O — User I/O pin |
| ピン 82 | I/O — User I/O pin |
| ピン 83 | I/O — User I/O pin |
| ピン 84 | I/O — User I/O pin |
| ピン 85 | VCC — 5V supply |
| ピン 86 | I/O — User I/O pin |
| ピン 87 | I/O — User I/O pin |
| ピン 88 | GND — Ground |
| ピン 89 | I/O — User I/O pin |
| ピン 90 | I/O — User I/O pin |
| ピン 91 | I/O — User I/O pin |
| ピン 92 | I/O — User I/O pin |
| ピン 93 | VCC — 5V supply |
| ピン 94 | I/O — User I/O pin |
| ピン 95 | I/O — User I/O pin |
| ピン 96 | GND — Ground |
| ピン 97 | I/O — User I/O pin |
| ピン 98 | I/O — User I/O pin |
| ピン 99 | I/O — User I/O pin |
| ピン 100 | I/O — User I/O pin |
| ピン 101 | VCC — 5V supply |
| ピン 102 | I/O — User I/O pin |
| ピン 103 | I/O — User I/O pin |
| ピン 104 | GND — Ground |
| ピン 105 | I/O — User I/O pin |
| ピン 106 | I/O — User I/O pin |
| ピン 107 | I/O — User I/O pin |
| ピン 108 | I/O — User I/O pin |
| ピン 109 | VCC — 5V supply |
| ピン 110 | I/O — User I/O pin |
| ピン 111 | I/O — User I/O pin |
| ピン 112 | GND — Ground |
| ピン 113 | I/O — User I/O pin |
| ピン 114 | I/O — User I/O pin |
| ピン 115 | I/O — User I/O pin |
| ピン 116 | I/O — User I/O pin |
| ピン 117 | VCC — 5V supply |
| ピン 118 | I/O — User I/O pin |
| ピン 119 | I/O — User I/O pin |
| ピン 120 | GND — Ground |
| ピン 121 | I/O — User I/O pin |
| ピン 122 | I/O — User I/O pin |
| ピン 123 | I/O — User I/O pin |
| ピン 124 | I/O — User I/O pin |
| ピン 125 | VCC — 5V supply |
| ピン 126 | I/O — User I/O pin |
| ピン 127 | I/O — User I/O pin |
| ピン 128 | GND — Ground |
| ピン 129 | I/O — User I/O pin |
| ピン 130 | I/O — User I/O pin |
| ピン 131 | I/O — User I/O pin |
| ピン 132 | I/O — User I/O pin |
| ピン 133 | VCC — 5V supply |
| ピン 134 | I/O — User I/O pin |
| ピン 135 | I/O — User I/O pin |
| ピン 136 | GND — Ground |
| ピン 137 | I/O — User I/O pin |
| ピン 138 | I/O — User I/O pin |
| ピン 139 | I/O — User I/O pin |
| ピン 140 | I/O — User I/O pin |
| ピン 141 | VCC — 5V supply |
| ピン 142 | I/O — User I/O pin |
| ピン 143 | I/O — User I/O pin |
| ピン 144 | GND — Ground |
| ピン 145 | I/O — User I/O pin |
| ピン 146 | I/O — User I/O pin |
| ピン 147 | I/O — User I/O pin |
| ピン 148 | I/O — User I/O pin |
| ピン 149 | VCC — 5V supply |
| ピン 150 | I/O — User I/O pin |
| ピン 151 | I/O — User I/O pin |
| ピン 152 | GND — Ground |
| ピン 153 | I/O — User I/O pin |
| ピン 154 | I/O — User I/O pin |
| ピン 155 | I/O — User I/O pin |
| ピン 156 | I/O — User I/O pin |
| ピン 157 | VCC — 5V supply |
| ピン 158 | I/O — User I/O pin |
| ピン 159 | I/O — User I/O pin |
| ピン 160 | GND — Ground |
| ピン 161 | I/O — User I/O pin |
| ピン 162 | I/O — User I/O pin |
| ピン 163 | I/O — User I/O pin |
| ピン 164 | I/O — User I/O pin |
| ピン 165 | VCC — 5V supply |
| ピン 166 | I/O — User I/O pin |
| ピン 167 | I/O — User I/O pin |
| ピン 168 | GND — Ground |
| ピン 169 | I/O — User I/O pin |
| ピン 170 | I/O — User I/O pin |
| ピン 171 | I/O — User I/O pin |
| ピン 172 | I/O — User I/O pin |
| ピン 173 | VCC — 5V supply |
| ピン 174 | I/O — User I/O pin |
| ピン 175 | I/O — User I/O pin |
| ピン 176 | GND — Ground |
| ピン 177 | I/O — User I/O pin |
| ピン 178 | I/O — User I/O pin |
| ピン 179 | I/O — User I/O pin |
| ピン 180 | I/O — User I/O pin |
| ピン 181 | TDI — JTAG test data in |
| ピン 182 | TMS — JTAG test mode select |
| ピン 183 | TCK — JTAG test clock |
| ピン 184 | TDO — JTAG test data out |
| ピン 185 | I/O — User I/O pin |
| ピン 186 | I/O — User I/O pin |
| ピン 187 | I/O — User I/O pin |
| ピン 188 | I/O — User I/O pin |
| ピン 189 | VCC — 5V supply |
| ピン 190 | I/O — User I/O pin |
| ピン 191 | I/O — User I/O pin |
| ピン 192 | GND — Ground |
| ピン 193 | I/O — User I/O pin |
| ピン 194 | I/O — User I/O pin |
| ピン 195 | I/O — User I/O pin |
| ピン 196 | I/O — User I/O pin |
| ピン 197 | VCC — 5V supply |
| ピン 198 | I/O — User I/O pin |
| ピン 199 | I/O — User I/O pin |
| ピン 200 | GND — Ground |
| ピン 201 | I/O — User I/O pin |
| ピン 202 | I/O — User I/O pin |
| ピン 203 | I/O — User I/O pin |
| ピン 204 | I/O — User I/O pin |
| ピン 205 | VCC — 5V supply |
| ピン 206 | I/O — User I/O pin |
| ピン 207 | I/O — User I/O pin |
| ピン 208 | GND — Ground |
主な用途
EPM9560RC208-17 の用途: 7 件s: 5V Industrial Glue Logic, Microprocessor Bus Address Decoding, Legacy Peripheral Interfacing (VME / ISA / PCI-derivative), State-Machine and Control Logic, Pin-Compatible Replacement for Legacy MAX 9000 Designs, DSP / Data Acquisition Subsystem Support, Telecom Backplane Control.
5V Industrial Glue Logic
The EPM9560RC208-17 is well suited to 5V industrial glue-logic consolidation, where it can replace multiple discrete 74LS/74HC logic ICs with a single programmable device. Its 560 macro cells and 212 user I/Os easily accommodate 30 to 50 SSI/MSI logic functions, while the deterministic 17 ns pin-to-pin delay guarantees critical timing for handshaking and arbitration paths. Designers route legacy 5V control signals into the 208-pin RQFP and implement the logic in Altera MAX+PLUS II or Quartus II. Compared to FPGA-based replacements, the MAX 9000 family offers instant-on behavior because the configuration is stored in on-chip EEPROM, eliminating external boot memory and reducing BOM cost.
おすすめ
Microprocessor Bus Address Decoding
The EPM9560RC208-17 is widely used to decode the address bus of 16-bit and 32-bit microprocessors such as the 80C186, 68SEC000, or MIPS-style CPUs, generating chip-select and wait-state signals for memory banks and peripherals. With 560 macro cells, designers can implement full address-decode trees, interrupt controllers, and bus-arbiter logic in a single CPLD. The 212 I/O pins on the 208-pin RQFP package comfortably support 24-bit address buses plus 16-bit data buses plus control signals. The 17 ns tPD provides adequate margin for 25 MHz 80C186 designs and slower MPUs, while the EE-based configuration ensures deterministic behavior from power-on.
おすすめ
Legacy Peripheral Interfacing (VME / ISA / PCI-derivative)
The EPM9560RC208-17 is used to bridge legacy peripheral interfaces such as VMEbus, ISA, and CompactPCI-derivative buses in mature industrial and telecom equipment. Its 560 macro cells implement bus-state machines, parity generators, and timing-control logic, while 212 I/O pins handle the wide parallel buses typical of these architectures. The 17 ns speed grade is well-matched to 8 MHz ISA and 16-bit VME transfers. The in-system JTAG programming interface allows field firmware updates without removing the CPLD from the board, an essential feature for sustaining engineering of installed telecom and factory-automation systems.
おすすめ
State-Machine and Control Logic
The EPM9560RC208-17 supports large multi-state control machines for industrial controllers, motor drives, and instrumentation front-ends. The 16 LABs and continuous routing fabric of the MAX architecture mean that 20 to 30 state variables can be implemented without routing congestion or speed degradation. Designers appreciate the 17 ns tPD consistency: state-to-state transitions take the same time regardless of the number of macro cells used, simplifying worst-case timing analysis. The 5V VCC core and 208-pin RQFP package make it thermally robust for enclosed industrial enclosures where junction temperatures can rise substantially.
おすすめ
Pin-Compatible Replacement for Legacy MAX 9000 Designs
The EPM9560RC208-17 serves as a sustaining-engineering replacement for legacy MAX 9000 designs whose original CPLDs have failed or become scarce. Because all EPM9560RC208 speed grades share the same 208-pin RQFP footprint, identical pinout, and 5V supply, this part drops into boards originally designed for the -15 or -20 grade without any PCB rework. Engineers should verify the timing budget against the original speed grade: the -17 grade is between -15 and -20, making it a near-universal substitute. The Altera/Intel MAX 9000 family is supported by Quartus II legacy versions and ByteBlaster/USB-Blaster JTAG programmers for in-system reprogramming.
おすすめ
DSP / Data Acquisition Subsystem Support
The EPM9560RC208-17 is used in DSP and data-acquisition subsystems to generate timing, address sequencing, and FIFO control signals. With 560 macro cells, it can implement address generators, dual-port RAM controllers, and trigger logic for multi-channel ADC systems. The 117.6 MHz maximum counter frequency supports sample-rate generators for audio and industrial data acquisition, while the 212 user I/Os accommodate wide parallel data buses from ADCs such as the AD976 or AD9220 family. The 5V I/O capability is useful when interfacing to legacy bipolar signal-conditioning chains that produce signals above 3.3V CMOS levels.
おすすめ
Telecom Backplane Control
The EPM9560RC208-17 is deployed in legacy telecom backplane controllers where it implements H.110 CT-bus clocks, TDM bus arbiters, and shelf-management logic. Its 212 I/Os comfortably support the multi-drop backplane connectors used in legacy ATCA and proprietary telecom shelves. The 17 ns tPD provides deterministic latency for time-division-multiplexed frame alignment, while the EEPROM-based configuration ensures the backplane controller is operational within microseconds of power-up - critical for hot-swap and shelf-replacement scenarios. The 208-pin RQFP package is well established in legacy telecom form factors, enabling direct board replacement.
おすすめ
おすすめ製品の概要
エンジニアリング参考データ: EPM9560RC208-17 — 比較、設計ガイダンス、コンプライアンス情報。
選定ガイド
代替品との比較
| パラメータ | この製品 | EPM9560RC208-15 | EPM9560RC208-20 | EPM9560RC208-12 | EPM9560RC208-15N | EPM9560RC208-16 |
|---|---|---|---|---|---|---|
| Brand | Altera (Intel) | Altera (Intel) | Altera (Intel) | Altera (Intel) | Altera (Intel) | Altera (Intel) |
| Package | 208-pin RQFP | 208-pin RQFP - same | 208-pin RQFP - same | 208-pin RQFP - same | 208-pin RQFP - same | 208-pin RQFP - same |
| Pin-to-Pin Delay (tPD) | 17 ns | 15 ns (-12%) | 20 ns (+18%) | 12 ns (-29%) | 15 ns (-12%) | 16 ns (-6%) |
| Usable Gates | 12,000 | 12,000 | 12,000 | 12,000 | 12,000 | 12,000 |
| Macro Cells | 560 | 560 | 560 | 560 | 560 | 560 |
| Supply Voltage | 5 V | 5 V | 5 V | 5 V | 5 V | 5 V |
| Programming Technology | EEPROM (in-system) | EEPROM (in-system) | EEPROM (in-system) | EEPROM (in-system) | EEPROM (in-system) | EEPROM (in-system) |
| Lifecycle Status | NRND | NRND | NRND | NRND | NRND | NRND |
| Unit Price (qty 1) | USD 95.00 | USD 80.00 (approx) | USD 105.00 (approx) | USD 125.00 (approx) | USD 82.00 (approx) | USD 88.00 (approx) |
主な差別化要因
- Mid-range speed grade in mature MAX 9000 family （vs EPM9560RC208-15)
- 212 user I/O pins in legacy 5V architecture （vs EPM9480RC208-15)
- 5V VCC core with multi-voltage I/O bank support （vs EPM7256SRC208-10)
設計ノート
The EPM9560RC208-17 requires a stable 5V VCC supply with decoupling capacitors placed as close as possible to every VCC/GND pin pair. Use one 0.1 uF ceramic and one 10 uF tantalum per VCC pin, plus a single 100 uF bulk capacitor at the board entry point. According to the MAX 9000 datasheet, VCC rise time must be monotonic and under 100 ms to ensure proper power-on reset of the EEPROM-based configuration logic. Add a supervisory reset IC if the 5V rail has slow rise or significant noise during hot-plug events.
Estimated: At 5V VCC, all 212 I/Os switching at 10 MHz with 50 pF loads, the EPM9560RC208-17 in the 208-pin RQFP package dissipates approximately 1.5 to 2.0 W. The RQFP has a typical theta_JA of around 35 C/W in still air, leading to a junction-temperature rise of 53 to 70 C above ambient. In enclosed industrial enclosures, add forced-air cooling or thermal vias under the package thermal pad region to keep Tj below 100 C for reliable long-term operation.
Place the EPM9560RC208-17 with all decoupling capacitors on the same PCB layer, using wide power planes for VCC and a continuous ground plane for GND. Route high-speed clock signals (GCLK1, GCLK2) with controlled impedance and matched lengths to minimize skew. Keep JTAG signals (TDI, TMS, TCK, TDO) away from switching outputs to avoid noise coupling during in-system programming. The 208-pin RQFP package has a 0.5 mm pitch - follow standard fine-pitch QFP PCB design rules for land pattern and solder mask.
Do not confuse the EPM9560RC208-17 with the EPM9560ARC208-10: the A-suffix is the Altera (Intel) re-marked version, while RC denotes the original package code. Confirm the exact ordering code with the Altera/Intel part-number decoder before sourcing. Also note that the -17 speed grade is sometimes abbreviated as '17' without the dash in distributor part search tools; explicitly request 'RC208-17' when ordering to avoid receiving the wrong speed grade.
The MAX 9000 family I/O drivers have TTL-compatible thresholds but limited slew-rate control. For signals longer than 50 mm or with stubs, add 22 to 33 ohm series-termination resistors close to the EPM9560RC208-17 output pin to dampen reflections. For clock outputs, prefer using one of the two global clock (GCLK) pins rather than routing an internal signal as a clock, because GCLK paths have lower skew and tighter jitter than the PIA routing fabric.
コンプライアンス情報
Compliance information for EPM9560 family is not present in the verified web data; engineers should request the latest material declaration from Intel/Altera legacy product support before specifying this part in new designs.
