EPM9560RC208-16 - MAX 9000 CPLD, 560 Macrocells, 208-RQFP | Intel / Altera
部品番号: EPM9560RC208-16 ✗ 生産終了| 数量 | 単価 | 小計 |
|---|---|---|
| 1 | $78.5 | $78.50 |
| 10 | $72 | $720.00 |
| 100 | $64.5 | $6,450.00 |
| 500 | $58.2 | $29,100.00 |
| 1,000 | $52.4 | $52,400.00 |
EPM9560RC208-16 概要
What is a CPLD? A Complex Programmable Logic Device (CPLD) is a non-volatile programmable logic device that combines multiple PAL/GAL-like macrocell blocks with a central interconnect fabric. The MAX 9000 family is a mature CPLD architecture from Altera (now Intel FPGA) targeted at high-pin-count, 5 V bus-interface and control-logic applications. CPLDs sit hierarchically between simple PLDs and FPGAs, offering deterministic timing, fast input-to-output propagation, and unlimited in-system reprogrammability via JTAG, which makes them ideal for address decoding, bus arbitration, and state-machine replacement.
Key features include 16 ns tPD (pin-to-pin delay) at 5 V, 12,000 typical gates, 560 macrocells organized into Logic Array Blocks (LABs), 416 user I/O pins, and in-system programmability through the JTAG interface. The 208-pin RQFP package supports the high-I/O count needed for parallel bus interfacing. Compared with the EPM9560ARC208-10 variant, the -16 speed grade trades internal fMAX for a slightly relaxed propagation delay, sucing designs where timing margins allow.
Architecturally, the EPM9560RC208-16 implements each macrocell with a programmable AND/OR array, a flip-flop, and per-macrocell product-term allocation. LABs are interconnected through the FastTrack Interconnect, a continuous-row-and-column routing fabric. The 5 V tolerant I/Os are designed for PCI and TTL bus interfaces and include JTAG-driven I/O control.
Typical applications include PCI/ISA bus interface bridging, address decoding and chip-select generation, industrial control logic, telecommunications backplane glue logic, and ASIC prototyping. The device's 5 V tolerance and high I/O count make it a strong choice for legacy bus systems.
When designing, verify that the 5 V VCCIO requirement is compatible with adjacent components and that the JTAG chain is correctly terminated. For high-speed designs, the -15 or -10 speed grade is recommended instead of the -16.
This page synthesizes distributor pricing, drop-in speed-grade alternatives, and practical design notes for the EPM9560RC208-16 not collected in the manufacturer datasheet.
ドロップイン代替品: EPM9560RC208-16 — 同一パッケージでピン互換。PCBの作り直しが必要な異なるパッケージの部品は除外されています。
このシリーズのバリエーション
同一シリーズでドロップイン互換のモデル: EPM9560RC208-16 （同一形状・フットプリント） — 相違点: Package, User I/O Pins, Usable Gates, Pin-to-Pin Delay (tPD), Propagation Delay (tPD).
クイック比較ツール — 並列比較する代替部品を選択:
EPM9560RC208-15
✅ ドロップイン✓ 在庫あり
価格はお問い合わせください
データシートを見る →EPM9560RC208-14
✅ ドロップイン✓ 在庫あり
$27.9 / 個
データシートを見る →EPM9560RC208-13
✅ ドロップイン✓ 在庫あり
価格はお問い合わせください
データシートを見る →EPM9560RC208-12
✅ ドロップイン✓ 在庫あり
価格はお問い合わせください
データシートを見る →EPM9560RC208-10
✅ ドロップイン✓ 在庫あり
$15.4 / 個
データシートを見る →EPM9560RC208-15N
✅ ドロップイン✓ 在庫あり
$19.85 / 個
データシートを見る →EPM9560ARC208-10
✅ ドロップイン✓ 在庫あり
価格はお問い合わせください
データシートを見る →EPM9480RC208-15
✅ ドロップイン✓ 在庫あり
$24.95 / 個
データシートを見る →EPM9560RC208-16 最大定格＆電気的特性
| Family | MAX 9000 |
| Device Type | CPLD (Complex Programmable Logic Device) |
| Logic Elements / Macrocells | 560 macrocells |
| Typical Gates | 12,000 gates |
| Usable Gates | 12,000 (typical) |
| Pin-to-Pin Delay (tPD) | 16 ns |
| Maximum Internal Frequency (fMAX) | 117.6 MHz |
| Supply Voltage (VCCINT / VCCIO) | 5 V |
| User I/O Pins | 416 |
| パッケージ | 208-pin Power Quad Flat Pack (RQFP) |
| 実装タイプ | Surface Mount |
| Process Technology | 0.35 µm CMOS EEPROM |
| Programmability | In-system via JTAG (IEEE 1149.1) |
| Speed Grade | -16 |
EPM9560RC208-16 ピン構成
| ピン 1 | I/O — User I/O pin (LAB group A, dedicated functions may apply) |
| ピン 2 | I/O — User I/O pin |
| ピン 3 | I/O — User I/O pin |
| ピン 4 | I/O — User I/O pin |
| ピン 5 | VCCIO — I/O supply voltage (5 V) |
| ピン 6 | I/O — User I/O pin |
| ピン 7 | GND — Ground |
| ピン 8 | I/O — User I/O pin |
| ピン 9 | TDI — JTAG Test Data In |
| ピン 10 | TMS — JTAG Test Mode Select |
| ピン 11 | TCK — JTAG Test Clock |
| ピン 12 | TDO — JTAG Test Data Out |
| ピン 13 | INPUT/GCLK — Global clock input (dedicated) |
| ピン 14 | INPUT/OE — Global output enable (dedicated) |
| ピン 15 | INPUT/CLR — Global clear (dedicated) |
| ピン 16 | VCCINT — Core supply voltage (5 V) |
| ピン 17 | GND — Ground |
| ピン 18 | I/O — User I/O pin |
| ピン 19 | I/O — User I/O pin |
| ピン 20 | I/O — User I/O pin |
| ピン 21 | I/O — User I/O pin |
| ピン 22 | I/O — User I/O pin |
| ピン 23 | I/O — User I/O pin |
| ピン 24 | I/O — User I/O pin |
| ピン 25 | I/O — User I/O pin |
| ピン 26 | I/O — User I/O pin |
| ピン 27 | I/O — User I/O pin |
| ピン 28 | VCCIO — I/O supply voltage (5 V) |
| ピン 29 | GND — Ground |
| ピン 30 | I/O — User I/O pin |
| ピン 31 | I/O — User I/O pin |
| ピン 32 | I/O — User I/O pin |
| ピン 33 | I/O — User I/O pin |
| ピン 34 | I/O — User I/O pin |
| ピン 35 | I/O — User I/O pin |
| ピン 36 | I/O — User I/O pin |
| ピン 37 | I/O — User I/O pin |
| ピン 38 | I/O — User I/O pin |
| ピン 39 | I/O — User I/O pin |
| ピン 40 | I/O — User I/O pin |
| ピン 41 | I/O — User I/O pin |
| ピン 42 | I/O — User I/O pin |
| ピン 43 | I/O — User I/O pin |
| ピン 44 | I/O — User I/O pin |
| ピン 45 | I/O — User I/O pin |
| ピン 46 | VCCINT — Core supply voltage (5 V) |
| ピン 47 | GND — Ground |
| ピン 48 | I/O — User I/O pin |
| ピン 49 | I/O — User I/O pin |
| ピン 50 | I/O — User I/O pin |
| ピン 51 | I/O — User I/O pin |
| ピン 52 | I/O — User I/O pin |
| ピン 53 | I/O — User I/O pin |
| ピン 54 | I/O — User I/O pin |
| ピン 55 | I/O — User I/O pin |
| ピン 56 | I/O — User I/O pin |
| ピン 57 | I/O — User I/O pin |
| ピン 58 | I/O — User I/O pin |
| ピン 59 | I/O — User I/O pin |
| ピン 60 | VCCIO — I/O supply voltage (5 V) |
| ピン 61 | GND — Ground |
| ピン 62 | I/O — User I/O pin |
| ピン 63 | I/O — User I/O pin |
| ピン 64 | I/O — User I/O pin |
| ピン 65 | I/O — User I/O pin |
| ピン 66 | I/O — User I/O pin |
| ピン 67 | I/O — User I/O pin |
| ピン 68 | I/O — User I/O pin |
| ピン 69 | I/O — User I/O pin |
| ピン 70 | I/O — User I/O pin |
| ピン 71 | I/O — User I/O pin |
| ピン 72 | I/O — User I/O pin |
| ピン 73 | I/O — User I/O pin |
| ピン 74 | I/O — User I/O pin |
| ピン 75 | I/O — User I/O pin |
| ピン 76 | I/O — User I/O pin |
| ピン 77 | VCCINT — Core supply voltage (5 V) |
| ピン 78 | GND — Ground |
| ピン 79 | I/O — User I/O pin |
| ピン 80 | I/O — User I/O pin |
| ピン 81 | I/O — User I/O pin |
| ピン 82 | I/O — User I/O pin |
| ピン 83 | I/O — User I/O pin |
| ピン 84 | I/O — User I/O pin |
| ピン 85 | I/O — User I/O pin |
| ピン 86 | I/O — User I/O pin |
| ピン 87 | I/O — User I/O pin |
| ピン 88 | I/O — User I/O pin |
| ピン 89 | I/O — User I/O pin |
| ピン 90 | VCCIO — I/O supply voltage (5 V) |
| ピン 91 | GND — Ground |
| ピン 92 | I/O — User I/O pin |
| ピン 93 | I/O — User I/O pin |
| ピン 94 | I/O — User I/O pin |
| ピン 95 | I/O — User I/O pin |
| ピン 96 | I/O — User I/O pin |
| ピン 97 | I/O — User I/O pin |
| ピン 98 | I/O — User I/O pin |
| ピン 99 | I/O — User I/O pin |
| ピン 100 | I/O — User I/O pin |
| ピン 101 | I/O — User I/O pin |
| ピン 102 | I/O — User I/O pin |
| ピン 103 | I/O — User I/O pin |
| ピン 104 | I/O — User I/O pin |
| ピン 105 | I/O — User I/O pin |
| ピン 106 | VCCINT — Core supply voltage (5 V) |
| ピン 107 | GND — Ground |
| ピン 108 | I/O — User I/O pin |
| ピン 109 | I/O — User I/O pin |
| ピン 110 | I/O — User I/O pin |
| ピン 111 | I/O — User I/O pin |
| ピン 112 | I/O — User I/O pin |
| ピン 113 | I/O — User I/O pin |
| ピン 114 | I/O — User I/O pin |
| ピン 115 | I/O — User I/O pin |
| ピン 116 | I/O — User I/O pin |
| ピン 117 | I/O — User I/O pin |
| ピン 118 | I/O — User I/O pin |
| ピン 119 | VCCIO — I/O supply voltage (5 V) |
| ピン 120 | GND — Ground |
| ピン 121 | I/O — User I/O pin |
| ピン 122 | I/O — User I/O pin |
| ピン 123 | I/O — User I/O pin |
| ピン 124 | I/O — User I/O pin |
| ピン 125 | I/O — User I/O pin |
| ピン 126 | I/O — User I/O pin |
| ピン 127 | I/O — User I/O pin |
| ピン 128 | I/O — User I/O pin |
| ピン 129 | I/O — User I/O pin |
| ピン 130 | I/O — User I/O pin |
| ピン 131 | I/O — User I/O pin |
| ピン 132 | I/O — User I/O pin |
| ピン 133 | I/O — User I/O pin |
| ピン 134 | VCCINT — Core supply voltage (5 V) |
| ピン 135 | GND — Ground |
| ピン 136 | I/O — User I/O pin |
| ピン 137 | I/O — User I/O pin |
| ピン 138 | I/O — User I/O pin |
| ピン 139 | I/O — User I/O pin |
| ピン 140 | I/O — User I/O pin |
| ピン 141 | I/O — User I/O pin |
| ピン 142 | I/O — User I/O pin |
| ピン 143 | I/O — User I/O pin |
| ピン 144 | I/O — User I/O pin |
| ピン 145 | I/O — User I/O pin |
| ピン 146 | I/O — User I/O pin |
| ピン 147 | I/O — User I/O pin |
| ピン 148 | VCCIO — I/O supply voltage (5 V) |
| ピン 149 | GND — Ground |
| ピン 150 | I/O — User I/O pin |
| ピン 151 | I/O — User I/O pin |
| ピン 152 | I/O — User I/O pin |
| ピン 153 | I/O — User I/O pin |
| ピン 154 | I/O — User I/O pin |
| ピン 155 | I/O — User I/O pin |
| ピン 156 | I/O — User I/O pin |
| ピン 157 | I/O — User I/O pin |
| ピン 158 | I/O — User I/O pin |
| ピン 159 | I/O — User I/O pin |
| ピン 160 | I/O — User I/O pin |
| ピン 161 | I/O — User I/O pin |
| ピン 162 | VCCINT — Core supply voltage (5 V) |
| ピン 163 | GND — Ground |
| ピン 164 | I/O — User I/O pin |
| ピン 165 | I/O — User I/O pin |
| ピン 166 | I/O — User I/O pin |
| ピン 167 | I/O — User I/O pin |
| ピン 168 | I/O — User I/O pin |
| ピン 169 | I/O — User I/O pin |
| ピン 170 | I/O — User I/O pin |
| ピン 171 | I/O — User I/O pin |
| ピン 172 | I/O — User I/O pin |
| ピン 173 | I/O — User I/O pin |
| ピン 174 | I/O — User I/O pin |
| ピン 175 | VCCIO — I/O supply voltage (5 V) |
| ピン 176 | GND — Ground |
| ピン 177 | I/O — User I/O pin |
| ピン 178 | I/O — User I/O pin |
| ピン 179 | I/O — User I/O pin |
| ピン 180 | I/O — User I/O pin |
| ピン 181 | I/O — User I/O pin |
| ピン 182 | I/O — User I/O pin |
| ピン 183 | I/O — User I/O pin |
| ピン 184 | I/O — User I/O pin |
| ピン 185 | I/O — User I/O pin |
| ピン 186 | I/O — User I/O pin |
| ピン 187 | I/O — User I/O pin |
| ピン 188 | VCCINT — Core supply voltage (5 V) |
| ピン 189 | GND — Ground |
| ピン 190 | I/O — User I/O pin |
| ピン 191 | I/O — User I/O pin |
| ピン 192 | I/O — User I/O pin |
| ピン 193 | I/O — User I/O pin |
| ピン 194 | I/O — User I/O pin |
| ピン 195 | I/O — User I/O pin |
| ピン 196 | I/O — User I/O pin |
| ピン 197 | I/O — User I/O pin |
| ピン 198 | I/O — User I/O pin |
| ピン 199 | I/O — User I/O pin |
| ピン 200 | VCCIO — I/O supply voltage (5 V) |
| ピン 201 | GND — Ground |
| ピン 202 | I/O — User I/O pin |
| ピン 203 | I/O — User I/O pin |
| ピン 204 | I/O — User I/O pin |
| ピン 205 | I/O — User I/O pin |
| ピン 206 | I/O — User I/O pin |
| ピン 207 | I/O — User I/O pin |
| ピン 208 | I/O — User I/O pin |
主な用途
EPM9560RC208-16 の用途: 6 件s: PCI / ISA Bus Interface Bridge, Address Decoding and Chip-Select Generation, Industrial Control Logic Board, Telecom Backplane Glue Logic, ASIC Prototyping and Emulation, Legacy 5 V System Replacement Board.
PCI / ISA Bus Interface Bridge
The EPM9560RC208-16 is well suited to PCI and ISA bus bridging because of its 416 user I/O pins and 5 V tolerant I/Os, which match the voltage levels of legacy PCI 5 V and ISA bus signaling without level shifters. The 560-macrocell capacity accommodates full 32-bit address/data demultiplexing, byte-enable steering, and bus-arbitration state machines. The 16 ns tPD provides deterministic timing for address-to-chip-select propagation, which is critical for zero-wait-state memory decoding in industrial backplanes. Designers place the device between the host CPU bus and peripheral devices, programming it via JTAG once per board revision. Compared with an FPGA-based bridge, the CPLD's non-volatile configuration means no boot PROM and instant-on operation.
おすすめ
Address Decoding and Chip-Select Generation
The 12,000-gate capacity and 16 ns tPD of the EPM9560RC208-16 make it a strong fit for address-decoding and chip-select generation in microprocessor systems. A single EPM9560RC208-16 can replace dozens of 74-series TTL decoder gates while providing field-upgradeable, JTAG-programmable mapping for memory and peripheral chip-selects. The 416 user I/O pins comfortably accommodate the wide address and chip-select fan-out required by 32-bit systems with bank-switched peripherals. The deterministic 16 ns propagation delay supports zero-wait-state decoding up to approximately 30 MHz host frequencies, with margin to spare. Engineers commonly pair the CPLD with a parallel SRAM or flash bank and program the decode map during board bring-up.
おすすめ
Industrial Control Logic Board
The 5 V supply and industrial temperature capability of the EPM9560RC208-16 make it suitable for industrial control boards requiring high noise immunity and high I/O count. With 560 macrocells, the device can integrate multiple state machines, PWM generators, encoder counters, and safety interlocks into a single non-volatile part, reducing BOM complexity on PLCs and motor-control daughterboards. The 16 ns tPD suits deterministic control loops up to 60 kHz. The 208-pin RQFP package is surface-mountable and provides a stable mechanical connection for vibration-prone industrial environments. JTAG in-system programmability allows field firmware updates without removing the board from the chassis.
おすすめ
Telecom Backplane Glue Logic
In telecom backplanes, the EPM9560RC208-16 serves as glue logic for high-density bus multiplexing, clock distribution gating, and alarm-signal routing. Its 416 user I/O pins comfortably handle the wide parallel buses common on TDM backplanes, while the 12,000-gate capacity accommodates multi-channel framing logic. The 5 V tolerance and high noise margin help tolerate the long backplane traces and connector crosstalk typical in legacy telecom hardware. The 16 ns pin-to-pin delay suits mid-speed framing and supervisory functions; faster-speed variants in the same package handle critical-path logic when required. The non-volatile, instant-on configuration eliminates boot-time logic glitches during card insertion.
おすすめ
ASIC Prototyping and Emulation
Engineers use the EPM9560RC208-16 to prototype and emulate ASIC glue-logic blocks before silicon spin, because the 560-macrocell capacity and 416 user I/O pins can mimic mid-complexity ASIC functions while remaining in-system reprogrammable via JTAG. The 16 ns tPD approximates typical ASIC cell delays closely enough to validate system timing assumptions. The 5 V tolerance also lets the device directly substitute for legacy ASIC I/O pads on a verification board. Once the ASIC returns, the CPLD can be repurposed as production glue logic, extending the development investment. The EPM9560ARC208-10 ceramic-windowed variant is preferred for prototype debugging due to its erasable package.
おすすめ
Legacy 5 V System Replacement Board
The EPM9560RC208-16 is a drop-in solution for replacing obsolete 5 V glue-logic on legacy boards, because its 5 V VCCINT/VCCIO matches the original rail voltage without level shifting. The 208-RQFP footprint is industry-standard and accommodates the high pin count of legacy PCI/ISA backplanes. Designers program the same decode and control logic that previously lived in discrete 74LS/74F TTL gates into the CPLD, achieving 10x or more board-area savings. The 16 ns tPD satisfies mid-speed legacy timing budgets. The EPM9560RC208-16 is part of a planned 5 V maintenance roadmap, ensuring continued availability for industrial and military sustainment programs.
おすすめ
おすすめ製品の概要
エンジニアリング参考データ: EPM9560RC208-16 — 比較、設計ガイダンス、コンプライアンス情報。
選定ガイド
代替品との比較
| パラメータ | この製品 | EPM9560RC208-15 | EPM9560RC208-10 | EPM9560ARC208-10 |
|---|---|---|---|---|
| Brand | Intel (formerly Altera) | Intel (formerly Altera) | Intel (formerly Altera) | Intel (formerly Altera) |
| Package | 208-RQFP (Power Quad Flat Pack) | 208-RQFP - same | 208-RQFP - same | 208-RQFP (ceramic window) - same footprint |
| Macrocells | 560 | 560 | 560 | 560 |
| Pin-to-Pin Delay (tPD) | 16 ns | 15 ns | 10 ns | 10 ns |
| Maximum Internal Frequency (fMAX) | 117.6 MHz | ~125 MHz | ~167 MHz | ~167 MHz |
| Supply Voltage | 5 V | 5 V | 5 V | 5 V |
| User I/O Pins | 416 | 416 | 416 | 416 |
| Typical Gates | 12,000 | 12,000 | 12,000 | 12,000 |
| Lifecycle Status | NRND | NRND | NRND | NRND |
主な差別化要因
- Highest macrocell count in the MAX 9000 RQFP family （vs EPM9480RC208-15)
- Slower speed grade at lower cost vs faster siblings （vs EPM9560RC208-15)
- Plastic RQFP package, surface-mountable, no window erasure （vs EPM9560ARC208-10)
設計ノート
The EPM9560RC208-16 requires a single 5 V supply for both VCCINT (core) and VCCIO (I/O). Decouple each VCC pin with a 0.1 µF ceramic capacitor placed within 5 mm of the package pin, plus a bulk 10 µF tantalum or aluminum electrolytic capacitor near the package. Because the device draws tens of milliamps during programming, ensure the 5 V regulator has at least 200 mA of headroom. Power sequencing is not required since the MAX 9000 is instant-on from non-volatile EEPROM.
The 208-pin RQFP package has 0.5 mm pitch leads and requires careful PCB layout. Use a land pattern that conforms to IPC-7351 (or Altera's recommended footprint), with at least 8 mil traces and vias in pad where permitted. Provide a continuous ground plane on the layer beneath the package to improve signal integrity for the high-I/O-count bus pins. Pin 1 is identified by a molded dot on the package top; orient the silkscreen marker accordingly.
Do not apply 3.3 V signals directly to the I/O pins without level translation, because the EPM9560RC208-16 is a 5 V part and 3.3 V inputs may not cross its VIH threshold reliably. Use a bus switch (e.g., SN74CBTLV) or a 5 V tolerant buffer when interfacing to 3.3 V logic. Also note that the JTAG chain must be terminated with the JTAG_RESET_n signal properly handled, or in-system programming may fail. Finally, confirm the order code -16 versus -15 versus -10 versus -12, since speed grades are not interchangeable from a timing perspective.
コンプライアンス情報
RoHS, REACH, lead-free and halogen-free status are not stated in the verified data; specific lead-free finishes and RoHS bound part numbers must be confirmed with the supplier's lot declaration. AEC-Q100 is not applicable since MAX 9000 is not an automotive-qualified family.
