K3KLELE0DM-BGCU - 144Gb LPDDR5X 8533Mbps DRAM | Samsung
部品番号: K3KLELE0DM-BGCU ✗ 生産終了| 数量 | 単価 | 小計 |
|---|---|---|
| 1 | $0 | $0.00 |
| 10 | $0 | $0.00 |
| 100 | $0 | $0.00 |
| 500 | $0 | $0.00 |
| 1,000 | $0 | $0.00 |
K3KLELE0DM-BGCU 概要
LPDDR5X is the premium tier of the low-power DRAM family, which sits within the broader DRAM -> volatile memory -> semiconductor memory hierarchy. Unlike DDR5 server DRAM, LPDDR5X is architected for bandwidth-per-watt: it attaches directly to the host SoC in a point-to-point topology on the same PCB, eliminating DIMM connectors and reducing trace length and load.
Key features include the 144 Gb density (18 GB equivalent when used in x64 organization per die stack), the 8533 Mbps pin speed, which Samsung states is approximately 1.25 times faster than the previous LPDDR generation, and about 25% better power efficiency enabled by lower core voltage and advanced I/O calibration. The multi-voltage architecture separates core (0.5 V region), I/O and interface rails for fine-grained power management.
Technically, LPDDR5X uses sophisticated training, DFE (decision feedback equalization) on reads, and per-byte write CRC to sustain 8533 Mbps signaling integrity. Bank-group and deep-bank organization reduce row-conflict latency for AI workloads.
Typical applications include AI accelerators and edge AI modules, premium smartphones and tablets, automotive infotainment and ADAS platforms, and high-performance embedded computing where memory bandwidth per watt is the limiting factor.
Design consideration: the part is marked EOL by the source listing, so new designs should plan lifecycle management or dual-source qualification; verify availability before committing to production.
This page synthesizes distributor stock listings, spec aggregation, and drop-in alternatives not found in a single manufacturer datasheet.
ドロップイン代替品: K3KLELE0DM-BGCU — 同一パッケージでピン互換。PCBの作り直しが必要な異なるパッケージの部品は除外されています。
このシリーズのバリエーション
同一シリーズでドロップイン互換のモデル: K3KLELE0DM-BGCU （同一形状・フットプリント） — 相違点: Density, Interface, Package, Memory Type, Mounting Type.
クイック比較ツール — 並列比較する代替部品を選択:
K3KL5L50DM-BGCU
✅ ドロップイン ⚠️ 仕様未検証✓ 在庫あり
価格はお問い合わせください
データシートを見る →K3KL3L30DM-BGCU
✅ ドロップイン ⚠️ 仕様未検証✓ 在庫あり
$45.9375 / 個
データシートを見る →K3KLALA0DM-MGCU
✅ ドロップイン ⚠️ 仕様未検証✓ 在庫あり
価格はお問い合わせください
データシートを見る →K3KL9L90DM-JGCT
✅ ドロップイン ⚠️ 仕様未検証✓ 在庫あり
$65.18 / 個
データシートを見る →K3KL8L80DM-MGCU
✅ ドロップイン ⚠️ 仕様未検証✓ 在庫あり
価格はお問い合わせください
データシートを見る →K3KL4L40EM-BGCU
✅ ドロップイン ⚠️ 仕様未検証✓ 在庫あり
$78.75 / 個
データシートを見る →K3KLELE0DM-BGCU 最大定格＆電気的特性
| Density | 144 Gb |
| メモリタイプ | LPDDR5X SDRAM |
| メモリ構成 | x64 |
| データレート | 8533 Mbps |
| Supply Voltage (VDD1) | 1.8 V |
| Supply Voltage (VDD2) | 1.05 V |
| Supply Voltage (VDDQ) | 0.9 V |
| Supply Voltage (VDDCA) | 0.5 V |
| パッケージ | 496-ball FBGA |
| 動作温度 | -25 C to +85 C |
| 実装タイプ | Surface Mount |
| Application Class | AI and in-vehicle devices |
| Product Status | EOL |
| インターフェース | LPDDR5X |
| Power Efficiency vs Previous Generation | Approx. 25% better (per Samsung) |
| Speed vs Previous Generation | Approx. 1.25x faster (per Samsung) |
K3KLELE0DM-BGCU 496-ball fbga ピン配置ガイド
K3KLELE0DM-BGCU (496-ball fbga パッケージ) のピン配置。 このデジタルICには、GPIO、通信インターフェース (UART、SPI、I2C)、および電源ピンが含まれています。代替ピン機能と設定オプションについては、メーカーのデータシートを参照してください。組み込みシステム設計とPCBレイアウトに不可欠です。
詳細なピン配置データはありません: K3KLELE0DM-BGCU.
詳細は データシート をご参照ください。
主な用途
K3KLELE0DM-BGCU の用途: 6 件s: AI Edge Accelerators, Automotive Infotainment and ADAS, Premium Smartphones and Tablets, High-Performance Embedded Computing, Networking and Edge Servers, Data Center Accelerator Memory (PCB-Attach).
AI Edge Accelerators
The K3KLELE0DM-BGCU provides 144 Gb of local memory with 8533 Mbps bandwidth, directly addressing the memory-bandwidth bottleneck of edge AI inference. With an x64 organization and LPDDR5X signaling, the device sustains high read throughput for transformer and CNN workloads while Samsung's stated ~25% power-efficiency gain versus the previous generation reduces thermal load in fanless enclosures. Placed point-to-point next to the AI SoC on the same PCB, the 496-ball FBGA minimizes trace length, improving signal integrity at 8533 Mbps. The multi-rail supply (1.8/1.05/0.9/0.5 V) allows the host PMIC to scale voltage with workload, trading peak performance for idle power.
おすすめ
Automotive Infotainment and ADAS
The device's -25 to +85 C operating range covers automotive cabin environments, and Samsung explicitly targets in-vehicle devices with this LPDDR5X class. Instrument clusters, infotainment SoCs and ADAS perception units require both high display-refresh bandwidth and low latency; the 8533 Mbps rate and LPDDR5X write CRC support error-robust operation. In the 496-ball FBGA footprint, the memory attaches directly to the automotive SoC, avoiding DIMM connectors that suffer vibration reliability issues. Designers should confirm the exact ordering code's automotive qualification level and, given the EOL status, align last-time-buy quantities with the vehicle program's service life.
おすすめ
Premium Smartphones and Tablets
LPDDR5X was developed to transcend mobile devices, per Samsung, and this 144 Gb (18 GB-class) package suits flagship smartphones and tablets needing large app footprints, high-resolution cameras and on-device AI. The roughly 1.25x speed increase and 25% efficiency gain versus the previous generation translate directly into faster memory copies and longer battery life. The point-to-point 496 FBGA attach keeps the PCB footprint minimal inside thin form factors. Note that the EOL status makes this MPN primarily a service/repair and short-run sourcing item for mobile platforms; new flagship designs should adopt Samsung's successor LPDDR5X ordering codes.
おすすめ
High-Performance Embedded Computing
Embedded compute modules (COMs, SOMs) used in test, vision and industrial robotics benefit from the 144 Gb density and 8533 Mbps bandwidth per package, enabling large frame buffers and data-logging caches without switching to power-hungry DDR5 server memory. LPDDR5X's multi-rail power architecture (1.8/1.05/0.9/0.5 V) integrates cleanly with standard LPDDR PMICs, and the -25 to +85 C range suits industrial enclosures. At 8533 Mbps, layout rules are strict: matched-length fly-by-less point-to-point routing and solid reference planes are mandatory. The EOL status warrants early lifetime planning for multi-year industrial programs.
おすすめ
Networking and Edge Servers
Edge servers, 5G baseband units and network appliances need substantial memory bandwidth under constrained power budgets. The K3KLELE0DM-BGCU's 8533 Mbps rate provides the per-package bandwidth for packet buffering, TLS offload and on-box inference, while LPDDR5X efficiency helps meet the telecom power-envelope targets. The 496-ball FBGA is directly compatible with memory subsystems of embedded network SoCs supporting LPDDR5X. Because the part is EOL, network equipment makers should treat current broker stock (Wolfchip reported 39,600 pcs as of Aug 05, 2026) as finite and qualify a successor Samsung LPDDR5X code for future builds.
おすすめ
Data Center Accelerator Memory (PCB-Attach)
For accelerator cards that use PCB-attached LPDDR5X as a capacity tier beside HBM, the 144 Gb K3KLELE0DM-BGCU offers high per-package density; multiple packages can be grouped to reach tens of GB of scratch memory for recommendation models and LLM KV-caches. The 8533 Mbps rate with decision-feedback equalization maintains eye margins on controlled-impedance PCB traces up to the lengths defined in the LPDDR5X spec class, while the 0.5 V interface rail keeps I/O power low at scale. Rack thermal designs must account for the -25 to +85 C operating window and package power during sustained training bursts.
おすすめ
おすすめ製品の概要
エンジニアリング参考データ: K3KLELE0DM-BGCU — 比較、設計ガイダンス、コンプライアンス情報。
選定ガイド
代替品との比較
| パラメータ | この製品 | K3KL5L50DM-BGCU | K3KL3L30DM-BGCU | K3KLALA0DM-MGCU | K3KL9L90DM-JGCT |
|---|---|---|---|---|---|
| Package | 496-ball FBGA | 496-ball FBGA - same | 496-ball FBGA - same | 496-ball FBGA - same | 496-ball FBGA - same |
| Brand | Samsung Electronics | Samsung Electronics | Samsung Electronics | Samsung Electronics | Samsung Electronics |
| Interface | LPDDR5X | LPDDR5X | LPDDR5X | LPDDR5X | LPDDR5X |
| Organization | x64 | x64 | x64 | x64 | x64 |
主な差別化要因
- Maximum density in footprint （vs K3KL5L50DM-BGCU)
- Top LPDDR5X speed bin （vs K3KLALA0DM-MGCU)
- Power efficiency for thermal-limited systems （vs K3KL9L90DM-JGCT)
設計ノート
At 8533 Mbps, LPDDR5X routing requires strict matched-length, point-to-point traces between the SoC and K3KLELE0DM-BGCU with controlled impedance (typically 40-50 ohm single-ended per the controller design guide). Avoid stubs, minimize layer transitions, and maintain solid reference planes under all DQ/CA/DQS nets. Read DFE and write CRC help at the receiver but cannot compensate for gross length mismatch - follow the SoC vendor's LPDDR5X layout checklist before tape-out.
Design a four-rail power tree: 1.8 V (VDD1), 1.05 V (VDD2), 0.9 V (VDDQ) and 0.5 V (interface rail), per the verified spec data. Use a PMIC with LPDDR5X mode to sequence rails and to support VDD2 core-voltage scaling, which is the source of the ~25% efficiency gain Samsung cites versus the previous generation. Estimated: peak package current scales with density and speed, so size regulators using your controller's power spreadsheet, not nominal rail voltage alone.
The part is EOL per distributor data, so a design that qualifies only this MPN faces supply risk within the product's service life. Recommended: (1) confirm stock and date codes with the distributor before design freeze, (2) place a last-time-buy covering the full program lifetime, and (3) pre-qualify a Samsung successor LPDDR5X ordering code in the same 496-ball FBGA footprint to allow drop-in migration without PCB respin.
コンプライアンス情報
No compliance data appears in the verified web data for this MPN. Samsung memory products are generally RoHS-compliant, but this must be confirmed on the official Samsung product page before use in regulated markets.
