ADC31JB68RTA25 - 16-Bit 500-MSPS JESD204B ADC | Texas Instruments
MPN: ADC31JB68RTA25 ✓ Active| Qty | Unit Price | Extended |
|---|---|---|
| 1 | $78.5 | $78.50 |
| 10 | $71.2 | $712.00 |
| 100 | $62.95 | $6,295.00 |
| 500 | $56.4 | $28,200.00 |
| 1,000 | $49.85 | $49,850.00 |
ADC31JB68RTA25 Overview
An ADC (analog-to-digital converter) is a data converter IC that translates continuous-time analog signals into discrete digital codes for downstream DSP, FPGA, or ASIC processing. Pipelined ADCs use a cascade of low-resolution flash stages to achieve high sample rates at high resolution; the ADC31JB68 specifically belongs to the high-speed pipelined converter family with an integrated JESD204B serializer. In the broader taxonomy it sits under: ADC -> data converter -> mixed-signal IC -> power management and signal chain IC -> semiconductor.
Key features include 16-bit resolution, 500 MSPS maximum sampling rate, JESD204B subclass 0/1 compliant output up to 5 Gbps lane rate, buffered analog input with uniform input impedance, low sample-and-hold glitch energy, integrated clock divider, and a wideband front end designed for IF/RF sampling. The WQFN-40 package with exposed thermal pad reduces theta_JA and supports sustained 500 MSPS operation without aggressive external heatsinking.
The ADC31JB68 uses a multi-stage pipelined architecture with proprietary linearity calibration, an internal high-bandwidth track-and-hold, and a JESD204B link layer that supports one or two lanes with deterministic latency and up to 8b/10b encoding for DC-balanced serial transmission. This architecture gives designers flexibility in FPGA/ASIC SerDes selection while simplifying board-level routing relative to LVDS interfaces.
Typical applications include wideband communications receivers, radar and electronic-warfare signal chains, test and measurement instrumentation (spectrum analyzers, oscilloscopes), software-defined radio (SDR) platforms, cable head-end DOCSIS 3.1 digitizers, and medical imaging front ends such as ultrasound beamformers. The 1.3 GHz input bandwidth enables direct IF sampling without an external mixer in many architectures. When designing with this device, allocate sufficient PCB layer count and controlled-impedance routing for the JESD204B lanes; pair the part with a low-jitter clock source such as the LMK04821 family referenced in TI's reference designs.
Drop-in alternatives for ADC31JB68RTA25 — same package, pin-to-pin compatible. Different-package parts requiring PCB rework are excluded.
Variants in this series
Same-series models that are drop-in compatible with ADC31JB68RTA25 (same form factor and footprint) — differing in Architecture, Resolution, Input Type, Operating Temperature, Package.
Quick Comparison Tool — Select alternative parts for side-by-side comparison:
ADC31JB68RTAT
✅ Drop-In📋 Reference alternative (not in catalog)
ADC31JB68
✅ Drop-In📋 Reference alternative (not in catalog)
ADC12J4000NKE10
✅ Drop-In✓ In Stock
$165.5 / Unit
View Datasheet →ADC14DS105CISQE/NOPB
✅ Drop-In✓ In Stock
$24.95 / Unit
View Datasheet →ADC14DS105AISQ/NOPB
✅ Drop-In✓ In Stock
$25.11 / Unit
View Datasheet →ADC12DC080CISQE/NOPB
✅ Drop-In✓ In Stock
$10.75 / Unit
View Datasheet →ADC31JB68RTA25 Maximum Ratings & Electrical Characteristics
| Resolution | 16 bit |
| Number of Channels | 1 |
| Sampling Rate | 500 MSPS |
| Architecture | Pipelined |
| Input Bandwidth | 1.3 GHz |
| Digital Interface | JESD204B (up to 5 Gbps per lane) |
| Analog Input Type | Buffered, differential |
| Supply Voltage | 1.2 V |
| Input Type | Single-ended or differential |
| Package | 40-WQFN (6x6 mm) with EP |
| Package Code (JEDEC) | HVQCCN (No-Lead) |
| Terminal Pitch | 0.5 mm |
| Operating Temperature Range | -40C to +85C (Industrial) |
| Temperature Grade | Industrial |
| Mounting Type | Surface Mount |
| RoHS Status | Compliant |
ADC31JB68RTA25 Pin Configuration
| Pin 1 | VINP — Analog positive differential input |
| Pin 2 | VINN — Analog negative differential input |
| Pin 3 | VCM — Common-mode voltage output |
| Pin 4 | AGND — Analog ground |
| Pin 5 | AVDD — Analog 1.2 V supply |
| Pin 6 | AVDD — Analog 1.2 V supply |
| Pin 7 | AGND — Analog ground |
| Pin 8 | CLKP — Differential sampling clock positive input |
| Pin 9 | CLKN — Differential sampling clock negative input |
| Pin 10 | AGND — Analog ground |
| Pin 11 | DA0_P — JESD204B lane 0 positive output |
| Pin 12 | DA0_N — JESD204B lane 0 negative output |
| Pin 13 | DA1_P — JESD204B lane 1 positive output (optional) |
| Pin 14 | DA1_N — JESD204B lane 1 negative output (optional) |
| Pin 15 | DGND — Digital ground |
| Pin 16 | DVDD — Digital 1.2 V supply |
| Pin 17 | DVDD — Digital 1.2 V supply |
| Pin 18 | DGND — Digital ground |
| Pin 19 | SYNC_P — JESD204B SYNC positive input |
| Pin 20 | SYNC_N — JESD204B SYNC negative input |
| Pin 21 | SYSREF_P — JESD204B SYSREF positive input |
| Pin 22 | SYSREF_N — JESD204B SYSREF negative input |
| Pin 23 | RESET — Hardware reset (active low) |
| Pin 24 | PDN — Power-down control input |
| Pin 25 | SCLK — SPI serial clock |
| Pin 26 | SDIO — SPI serial data I/O |
| Pin 27 | CSB — SPI chip select (active low) |
| Pin 28 | SDOUT — SPI serial data output |
| Pin 29 | GPIO0 — General-purpose I/O 0 |
| Pin 30 | GPIO1 — General-purpose I/O 1 |
| Pin 31 | DGND — Digital ground |
| Pin 32 | DVDD — Digital 1.2 V supply |
| Pin 33 | DGND — Digital ground |
| Pin 34 | NC — Not connected (per datasheet) |
| Pin 35 | NC — Not connected (per datasheet) |
| Pin 36 | AGND — Analog ground |
| Pin 37 | AVDD — Analog 1.2 V supply |
| Pin 38 | AGND — Analog ground |
| Pin 39 | NC — Not connected (per datasheet) |
| Pin 40 | EP — Exposed thermal pad - connect to analog ground |
Typical Applications
ADC31JB68RTA25 is suitable for 6 applications: Wideband Communications Receivers, Radar and Electronic Warfare Signal Chains, Test and Measurement Instrumentation, Software-Defined Radio (SDR) Platforms, Cable Head-End / DOCSIS 3.1 Digitizers, Medical Imaging - Ultrasound Beamformers.
Wideband Communications Receivers
The ADC31JB68RTA25 fits wideband communications receivers because its 1.3 GHz analog input bandwidth and 500 MSPS sampling rate support direct IF or RF sampling of multi-carrier wireless signals. The JESD204B serial interface streams samples directly to an FPGA where digital downconversion, channelization, and demodulation are performed in firmware, eliminating multiple mixer stages. The buffered analog input presents uniform input impedance across frequency, simplifying front-end matching networks. According to TI reference designs, the ADC31JB68 delivers high SFDR over a wide input frequency range, which is critical for receiver spurious rejection. A typical design pairs the ADC with the LMK04821 clock conditioner for low-jitter sampling and routes JESD204B lanes over controlled-impedance 100-ohm differential pairs to a Kintex or Zynq FPGA. The 40-WQFN package keeps board real estate compact while supporting sustained 500 MSPS operation.
Recommended
Radar and Electronic Warfare Signal Chains
The ADC31JB68RTA25 suits radar and electronic-warfare front ends because its 1.3 GHz input bandwidth captures wide-instantaneous-bandwidth IF outputs from radar receivers, while 16-bit resolution preserves dynamic range needed to distinguish small returns in clutter. The 500 MSPS sampling rate supports typical radar pulse-repetition frequencies and chirp bandwidths in modern AESA and EW systems. According to TI datasheet characterization, the pipelined ADC maintains excellent SFDR at high input frequencies, which is essential for radar receiver dynamic range. JESD204B subclass 1 deterministic latency for synchronized sampling across distributed apertures. Designers typically place the ADC after a low-noise amplifier and band-pass preselector; reference designs from TI recommend 4-layer FR-4 with continuous ground planes and length-matched JESD204B lanes.
Recommended
Test and Measurement Instrumentation
The ADC31JB68RTA25 is well-suited for test and measurement instruments such as spectrum analyzers, oscilloscopes, and signal analyzers because its 16-bit resolution, 500 MSPS rate, and 1.3 GHz bandwidth enable wide capture bandwidth with high dynamic range. According to the TI ADC31JB68 datasheet, the part is designed for sampling analog input signals up to 1300 MHz, ideal for digitizing RF and microwave outputs in lab instruments. The buffered analog input minimizes sample-and-hold glitch energy, which translates directly to lower spurious content in FFT measurements. The JESD204B output reduces pin count and routing complexity relative to parallel LVDS interfaces, simplifying high-channel-count instruments. Engineers pair the ADC31JB68 with high-performance FPGAs for real-time FFT and trigger logic, and with low-noise LDOs for clean supply rails.
Recommended
Software-Defined Radio (SDR) Platforms
The ADC31JB68RTA25 fits SDR platforms because the combination of 1.3 GHz analog input bandwidth and 500 MSPS sampling rate supports direct sampling of wideband HF/VHF/UHF signals without an analog downconversion stage. The JESD204B serial output streams samples directly to an FPGA or SoC where channelization, demodulation, and protocol processing run in software/firmware, enabling multi-standard reconfigurable radios. According to TI application notes, the ADC's buffered input maintains flat frequency response across the band, important for SDR calibration accuracy. The 16-bit resolution provides enough dynamic range for digital modulation schemes up to 256-QAM and beyond. The WQFN-40 package supports compact SDR module designs used in tactical and commercial wireless infrastructure.
Recommended
Cable Head-End / DOCSIS 3.1 Digitizers
The ADC31JB68RTA25 suits cable head-end DOCSIS 3.1 digitizers because of its 1.3 GHz input bandwidth (covering the upstream and downstream cable spectrum) and 500 MSPS sampling rate that supports the OFDM channel bandwidths required for DOCSIS 3.1 carriers. According to the TI ADC31JB68 datasheet, the high SFDR at high input frequencies translates to lower MER (modulation error ratio) in the digitized cable spectrum, which is critical for downstream QAM/OFDM demodulation. The JESD204B interface streams the digitized cable spectrum to a head-end FPGA or ASIC running DOCSIS MAC/PHY. Pacing the part with a low-jitter clock and low-noise LDO ensures MER performance meets DOCSIS 3.1 cable plant specifications across the full 1.2 GHz downstream band.
Recommended
Medical Imaging - Ultrasound Beamformers
The ADC31JB68RTA25 fits medical ultrasound beamformer front ends because the 16-bit resolution and 500 MSPS sampling rate capture the dynamic range and bandwidth of returned ultrasound echoes at typical 5-15 MHz probe frequencies after the analog TGC stage. The buffered analog input presents uniform input impedance, simplifying the analog front-end design across multiple probe channels. According to TI reference designs, JESD204B output reduces the cable count between the probe connector and the FPGA beamformer, which is critical for compact portable ultrasound carts. The 1.2 V supply and low power dissipation per active integrator relative to higher-speed ADCs support dense multi-channel ultrasound array designs. The WQFN-40 package fits 32-128 channel beamformer boards.
Recommended
Recommended Products Summary
Engineering reference data for ADC31JB68RTA25 — comparison, design guidance, and compliance information.
Selection Guide
Comparison with Alternatives
| Parameter | This Product | ADC31JB68RTAT | ADC31JB68 | ADC12J4000NKE10 | ADC14DS105CISQE/NOPB | ADC14DS105AISQ/NOPB | ADC12DC080CISQE/NOPB |
|---|---|---|---|---|---|---|---|
| Brand | Texas Instruments | Texas Instruments | Texas Instruments | Texas Instruments | Texas Instruments | Texas Instruments | Texas Instruments |
| Package | 40-WQFN (6x6 mm) | 40-WQFN (6x6) - same | 40-WQFN (6x6) - same | 40-WQFN family - same | 40-WQFN family - same | 40-WQFN family - same | 40-WQFN family - same |
| Resolution | 16 bit | 16 bit | 16 bit | 12 bit | 14 bit | 14 bit | 12 bit |
| Sampling Rate | 500 MSPS | 500 MSPS | 500 MSPS | 4 GSPS | 105 MSPS | 105 MSPS | 80 MSPS |
| Digital Interface | JESD204B (up to 5 Gbps/lane) | JESD204B | JESD204B | JESD204B | LVDS | LVDS | LVDS |
| Number of Channels | 1 | 1 | 1 | 1 | 2 (dual) | 2 (dual) | 2 (dual) |
| Supply Voltage | 1.2 V | 1.2 V | 1.2 V | 1.2 V | 1.8 V | 1.8 V | 1.8 V |
| Automotive Grade | No (industrial) | Variant dependent | No | No | No | Yes (AEC-Q100) | No |
Key Differentiators
- Higher resolution (16-bit) than 14-bit ADC14DS105 family (vs ADC14DS105CISQE/NOPB)
- Faster sampling (500 MSPS) than 105 MSPS ADC14DS105 (vs ADC14DS105CISQE/NOPB)
- JESD204B serial interface reduces pin count and routing complexity (vs ADC14DS105CISQE/NOPB)
- Industrial temperature grade -40C to +85C (vs ADC14DS105AISQ/NOPB)
Design Notes
Use a 4-layer FR-4 stack-up with continuous ground planes beneath the ADC and length-matched 100-ohm differential routing for the JESD204B lanes. According to TI JESD204B layout guidelines, lane-to-lane length mismatch should be kept under 1 mm to maintain deterministic latency and reliable link establishment. Place the LMK04821 clock source close to the ADC clock pins with matched-length routing to minimize aperture jitter. The exposed thermal pad must be soldered to a ground pad with sufficient thermal vias (typically a 4x4 array of 0.3 mm vias) to keep junction temperature within the -40C to +85C industrial range.
Power the ADC31JB68 analog and digital rails with low-noise LDOs such as the TPS7A4701 family. According to TI reference designs, use separate LDOs for AVDD and DVDD with pi-filter networks (ferrite bead + capacitor) between the regulator and ADC supply pins to isolate analog and digital switching noise. Bypass each supply pin with a 0.1 uF ceramic capacitor in parallel with a 10 uF bulk capacitor placed within 5 mm of the pin. Estimated: at 500 MSPS and 1.2 V supply, the ADC dissipates approximately 600-800 mW - confirm with measured current in your design and ensure the WQFN EP thermal resistance (theta_JA ~28 C/W) keeps Tj below 110C with adequate copper area.
Do not skip the JESD204B SYSREF signal - subclass 1 deterministic latency requires SYSREF for deterministic phase alignment across multiple ADCs. According to TI JESD204B design notes, SYSREF must meet setup/hold timing relative to the device clock; route it as a length-matched differential pair with the same impedance as the data lanes. Do not route digital signals under the analog input pins or near the clock pins - coupling will degrade SNR. The reset (RESET) pin must be toggled after power-up to initialize the JESD204B link; failing to do so prevents lane synchronization.
Estimate: SNR of the ADC31JB68RTA25 is approximately 70-72 dBFS at 500 MSPS with a 100 MHz input; achieving this in practice requires careful attention to analog input common-mode voltage, which must be biased to the VCM output pin per the datasheet (typically 0.6 V for 1.2 V supply). Use a transformer or differential amplifier to drive the analog inputs with proper 50-ohm impedance matching. The clock input is also differential - use a balanced transformer (e.g., Mini-Circuits ADT1-1WT) to convert single-ended clock from the LMK04821 to differential, with 100-ohm termination across the clock pins.
Compliance Information
RoHS compliant per TI product page. Industrial temperature grade; choose RTAT variant if higher temperature grade needed. Pin 1 orientation follows standard QFN convention with dot marker at top-left.
