EP1810JI-35 vs EP1810GC-35 Perbandingan

Perbandingan bersamaan detil EP1810JI-35 dari Intel dan EP1810GC-35 dari Altera. Bandingkan spesifikasi penting, parameter listrik, pengemasan, status cycle, harga, dan ketersediaan untuk menentukan komponen terbaik untuk kebutuhan desain Anda.

Altera
EP1810GC-35 EP1810GC-35 - UV PLD, 40ns, CMOS, CPGA68 | Altera / Rochester

EP1810GC-35 - UV PLD, 40ns, CMOS, CPGA68 | Altera / Rochester

EP1810GC-35 ⚠ Waktu Beli Terakhir

Perbandingan Spesifikasi

Parameter Umum EP1810JI-35 EP1810GC-35
Merek Intel Altera
Kategori FPGA & CPLD FPGA & CPLD
Status Lingkungan Hidup Obsolete Waktu Pembelian Terakhir
Device Family Classic EPLD —
Macrocells 48 16
Logic Array Blocks 8 LABs of 16 macrocells —
Dedicated Inputs 48 —
Pin-to-Pin Propagation Delay (tPD) 35 ns —
Speed Grade -35 —
Paket 28-pin JLCC (J-leaded ceramic, windowed) CPGA-68 (Ceramic Pin Grid Array, 68-pin)
Process Technology CMOS EPROM (UV-erasable) —
Suhu Kerja -40C to +85C (Industrial) [DATA_NEEDED: operating temperature range]
Tegangan Pemuat 5 V (typical classic EPLD) [DATA_NEEDED: VCC range]
Programmability UV-erase, windowed for lab reprogram —
Tipe Mounting Through-Hole (J-lead) Through Hole
Status RoHS [DATA_NEEDED: RoHS compliance for ceramic windowed JLCC] Not applicable (legacy ceramic package)
Level MSL [DATA_NEEDED: MSL rating] —
Programming Interface JEDEC fuse file via legacy programmer —
Device Type — EPLD (Erasable Programmable Logic Device)
Logic Family — Altera Classic EPLD
Technology — CMOS, UV-erasable EPROM cells
Jumlah Pin — 68
Propagation Delay (tpd max) — 40 ns
Maximum Inputs — 64
Maximum Outputs — 48
I/O Standard — TTL-compatible
Programming Method — UV erasure + EPROM programming
Lead-Free Status — Not applicable
Manufacturer (current source) — Rochester Electronics (authorized Altera EPLD partner)
Original Manufacturer — Altera Corporation (now Intel FPGA)

Spek dan Sumber

Buka Semua Produk Buat BOM Ajukan Diskon