A42MX36-CQ256BX130 - 54K Gate FPGA, 256-CQFP | Microchip
MPN: A42MX36-CQ256BX130 β Active| Qty | Unit Price | Extended |
|---|---|---|
| 1 | $120 | $120.00 |
| 10 | $110 | $1,100.00 |
| 100 | $100 | $10,000.00 |
| 500 | $90 | $45,000.00 |
| 1,000 | $80 | $80,000.00 |
Drop-in alternatives for A42MX36-CQ256BX130 β same package, pin-to-pin compatible. Different-package parts requiring PCB rework are excluded.
Quick Comparison Tool β Select alternative parts for side-by-side comparison:
A42MX36-CQ256B
β Drop-Inπ Reference alternative (not in catalog)
A42MX36-3CQ256
β Drop-Inπ Reference alternative (not in catalog)
A42MX36-2PQG208
β Drop-Inβ In Stock
$44.2 / Unit
View Datasheet βA42MX36-1PQG208
β Drop-Inβ In Stock
$45.3 / Unit
View Datasheet βA42MX36-3PQG208I
β Drop-Inβ In Stock
Contact for price
View Datasheet βA42MX36-2PQG208I
β Drop-Inβ In Stock
$1 / Unit
View Datasheet βA42MX36-1PQG208I
β Drop-Inπ Reference alternative (not in catalog)
A42MX36-PQG208A
β Drop-Inβ In Stock
$1 / Unit
View Datasheet βA42MX36-CQ256BX130 Maximum Ratings & Electrical Characteristics
| Family | 42MX |
| System Gates | 54000 |
| Logic Modules | 1184 |
| User I/O Pins | 202 |
| Package | 256-CQFP with Tie Bar |
| Supply Voltage | 3.3V / 5.0V |
| Maximum Internal Frequency | 131 MHz |
| Clock-to-Out Delay | 5.6 ns |
| Dual-Port SRAM | 2.5 kbits |
| SRAM Access Time | 5 ns |
| FIFO Speed | 100 MHz |
| Technology | 0.45 um CMOS |
| PCI Compliance | PCI Local Bus Spec v2.1 |
| Mounting Type | Surface Mount |
A42MX36-CQ256BX130 Pin Configuration
| Pin 1 | IO β User I/O pin |
| Pin 2 | IO β User I/O pin |
| Pin 3 | IO β User I/O pin |
| Pin 4 | IO β User I/O pin |
| Pin 5 | IO β User I/O pin |
| Pin 6 | IO β User I/O pin |
| Pin 7 | IO β User I/O pin |
| Pin 8 | IO β User I/O pin |
| Pin 9 | IO β User I/O pin |
| Pin 10 | IO β User I/O pin |
| Pin 11 | IO β User I/O pin |
| Pin 12 | IO β User I/O pin |
| Pin 13 | IO β User I/O pin |
| Pin 14 | IO β User I/O pin |
| Pin 15 | IO β User I/O pin |
| Pin 16 | IO β User I/O pin |
| Pin 17 | IO β User I/O pin |
| Pin 18 | IO β User I/O pin |
| Pin 19 | IO β User I/O pin |
| Pin 20 | IO β User I/O pin |
| Pin 21 | IO β User I/O pin |
| Pin 22 | IO β User I/O pin |
| Pin 23 | IO β User I/O pin |
| Pin 24 | IO β User I/O pin |
| Pin 25 | IO β User I/O pin |
| Pin 26 | IO β User I/O pin |
| Pin 27 | IO β User I/O pin |
| Pin 28 | IO β User I/O pin |
| Pin 29 | IO β User I/O pin |
| Pin 30 | IO β User I/O pin |
| Pin 31 | IO β User I/O pin |
| Pin 32 | IO β User I/O pin |
| Pin 33 | IO β User I/O pin |
| Pin 34 | IO β User I/O pin |
| Pin 35 | IO β User I/O pin |
| Pin 36 | IO β User I/O pin |
| Pin 37 | IO β User I/O pin |
| Pin 38 | IO β User I/O pin |
| Pin 39 | IO β User I/O pin |
| Pin 40 | IO β User I/O pin |
| Pin 41 | IO β User I/O pin |
| Pin 42 | IO β User I/O pin |
| Pin 43 | IO β User I/O pin |
| Pin 44 | IO β User I/O pin |
| Pin 45 | IO β User I/O pin |
| Pin 46 | IO β User I/O pin |
| Pin 47 | IO β User I/O pin |
| Pin 48 | IO β User I/O pin |
| Pin 49 | IO β User I/O pin |
| Pin 50 | IO β User I/O pin |
| Pin 51 | IO β User I/O pin |
| Pin 52 | IO β User I/O pin |
| Pin 53 | IO β User I/O pin |
| Pin 54 | IO β User I/O pin |
| Pin 55 | IO β User I/O pin |
| Pin 56 | IO β User I/O pin |
| Pin 57 | IO β User I/O pin |
| Pin 58 | IO β User I/O pin |
| Pin 59 | IO β User I/O pin |
| Pin 60 | IO β User I/O pin |
| Pin 61 | IO β User I/O pin |
| Pin 62 | IO β User I/O pin |
| Pin 63 | IO β User I/O pin |
| Pin 64 | IO β User I/O pin |
| Pin 65 | IO β User I/O pin |
| Pin 66 | IO β User I/O pin |
| Pin 67 | IO β User I/O pin |
| Pin 68 | IO β User I/O pin |
| Pin 69 | IO β User I/O pin |
| Pin 70 | IO β User I/O pin |
| Pin 71 | IO β User I/O pin |
| Pin 72 | IO β User I/O pin |
| Pin 73 | IO β User I/O pin |
| Pin 74 | IO β User I/O pin |
| Pin 75 | IO β User I/O pin |
| Pin 76 | IO β User I/O pin |
| Pin 77 | IO β User I/O pin |
| Pin 78 | IO β User I/O pin |
| Pin 79 | IO β User I/O pin |
| Pin 80 | IO β User I/O pin |
| Pin 81 | IO β User I/O pin |
| Pin 82 | IO β User I/O pin |
| Pin 83 | IO β User I/O pin |
| Pin 84 | IO β User I/O pin |
| Pin 85 | IO β User I/O pin |
| Pin 86 | IO β User I/O pin |
| Pin 87 | IO β User I/O pin |
| Pin 88 | IO β User I/O pin |
| Pin 89 | IO β User I/O pin |
| Pin 90 | IO β User I/O pin |
| Pin 91 | IO β User I/O pin |
| Pin 92 | IO β User I/O pin |
| Pin 93 | IO β User I/O pin |
| Pin 94 | IO β User I/O pin |
| Pin 95 | IO β User I/O pin |
| Pin 96 | IO β User I/O pin |
| Pin 97 | IO β User I/O pin |
| Pin 98 | IO β User I/O pin |
| Pin 99 | IO β User I/O pin |
| Pin 100 | IO β User I/O pin |
| Pin 101 | IO β User I/O pin |
| Pin 102 | IO β User I/O pin |
| Pin 103 | IO β User I/O pin |
| Pin 104 | IO β User I/O pin |
| Pin 105 | IO β User I/O pin |
| Pin 106 | IO β User I/O pin |
| Pin 107 | IO β User I/O pin |
| Pin 108 | IO β User I/O pin |
| Pin 109 | IO β User I/O pin |
| Pin 110 | IO β User I/O pin |
| Pin 111 | IO β User I/O pin |
| Pin 112 | IO β User I/O pin |
| Pin 113 | IO β User I/O pin |
| Pin 114 | IO β User I/O pin |
| Pin 115 | IO β User I/O pin |
| Pin 116 | IO β User I/O pin |
| Pin 117 | IO β User I/O pin |
| Pin 118 | IO β User I/O pin |
| Pin 119 | IO β User I/O pin |
| Pin 120 | IO β User I/O pin |
| Pin 121 | IO β User I/O pin |
| Pin 122 | IO β User I/O pin |
| Pin 123 | IO β User I/O pin |
| Pin 124 | IO β User I/O pin |
| Pin 125 | IO β User I/O pin |
| Pin 126 | IO β User I/O pin |
| Pin 127 | IO β User I/O pin |
| Pin 128 | IO β User I/O pin |
| Pin 129 | IO β User I/O pin |
| Pin 130 | IO β User I/O pin |
| Pin 131 | IO β User I/O pin |
| Pin 132 | IO β User I/O pin |
| Pin 133 | IO β User I/O pin |
| Pin 134 | IO β User I/O pin |
| Pin 135 | IO β User I/O pin |
| Pin 136 | IO β User I/O pin |
| Pin 137 | IO β User I/O pin |
| Pin 138 | IO β User I/O pin |
| Pin 139 | IO β User I/O pin |
| Pin 140 | IO β User I/O pin |
| Pin 141 | IO β User I/O pin |
| Pin 142 | IO β User I/O pin |
| Pin 143 | IO β User I/O pin |
| Pin 144 | IO β User I/O pin |
| Pin 145 | IO β User I/O pin |
| Pin 146 | IO β User I/O pin |
| Pin 147 | IO β User I/O pin |
| Pin 148 | IO β User I/O pin |
| Pin 149 | IO β User I/O pin |
| Pin 150 | IO β User I/O pin |
| Pin 151 | IO β User I/O pin |
| Pin 152 | IO β User I/O pin |
| Pin 153 | IO β User I/O pin |
| Pin 154 | IO β User I/O pin |
| Pin 155 | IO β User I/O pin |
| Pin 156 | IO β User I/O pin |
| Pin 157 | IO β User I/O pin |
| Pin 158 | IO β User I/O pin |
| Pin 159 | IO β User I/O pin |
| Pin 160 | IO β User I/O pin |
| Pin 161 | IO β User I/O pin |
| Pin 162 | IO β User I/O pin |
| Pin 163 | IO β User I/O pin |
| Pin 164 | IO β User I/O pin |
| Pin 165 | IO β User I/O pin |
| Pin 166 | IO β User I/O pin |
| Pin 167 | IO β User I/O pin |
| Pin 168 | IO β User I/O pin |
| Pin 169 | IO β User I/O pin |
| Pin 170 | IO β User I/O pin |
| Pin 171 | IO β User I/O pin |
| Pin 172 | IO β User I/O pin |
| Pin 173 | IO β User I/O pin |
| Pin 174 | IO β User I/O pin |
| Pin 175 | IO β User I/O pin |
| Pin 176 | IO β User I/O pin |
| Pin 177 | IO β User I/O pin |
| Pin 178 | IO β User I/O pin |
| Pin 179 | IO β User I/O pin |
| Pin 180 | IO β User I/O pin |
| Pin 181 | IO β User I/O pin |
| Pin 182 | IO β User I/O pin |
| Pin 183 | IO β User I/O pin |
| Pin 184 | IO β User I/O pin |
| Pin 185 | IO β User I/O pin |
| Pin 186 | IO β User I/O pin |
| Pin 187 | IO β User I/O pin |
| Pin 188 | IO β User I/O pin |
| Pin 189 | IO β User I/O pin |
| Pin 190 | IO β User I/O pin |
| Pin 191 | IO β User I/O pin |
| Pin 192 | IO β User I/O pin |
| Pin 193 | IO β User I/O pin |
| Pin 194 | IO β User I/O pin |
| Pin 195 | IO β User I/O pin |
| Pin 196 | IO β User I/O pin |
| Pin 197 | IO β User I/O pin |
| Pin 198 | IO β User I/O pin |
| Pin 199 | IO β User I/O pin |
| Pin 200 | IO β User I/O pin |
| Pin 201 | IO β User I/O pin |
| Pin 202 | IO β User I/O pin |
| Pin 203 | VCC β Power supply |
| Pin 204 | GND β Ground |
| Pin 205 | VCC β Power supply |
| Pin 206 | GND β Ground |
| Pin 207 | VCC β Power supply |
| Pin 208 | GND β Ground |
| Pin 209 | VCC β Power supply |
| Pin 210 | GND β Ground |
| Pin 211 | VCC β Power supply |
| Pin 212 | GND β Ground |
| Pin 213 | VCC β Power supply |
| Pin 214 | GND β Ground |
| Pin 215 | VCC β Power supply |
| Pin 216 | GND β Ground |
| Pin 217 | VCC β Power supply |
| Pin 218 | GND β Ground |
| Pin 219 | VCC β Power supply |
| Pin 220 | GND β Ground |
| Pin 221 | VCC β Power supply |
| Pin 222 | GND β Ground |
| Pin 223 | VCC β Power supply |
| Pin 224 | GND β Ground |
| Pin 225 | VCC β Power supply |
| Pin 226 | GND β Ground |
| Pin 227 | VCC β Power supply |
| Pin 228 | GND β Ground |
| Pin 229 | VCC β Power supply |
| Pin 230 | GND β Ground |
| Pin 231 | VCC β Power supply |
| Pin 232 | GND β Ground |
| Pin 233 | VCC β Power supply |
| Pin 234 | GND β Ground |
| Pin 235 | VCC β Power supply |
| Pin 236 | GND β Ground |
| Pin 237 | VCC β Power supply |
| Pin 238 | GND β Ground |
| Pin 239 | VCC β Power supply |
| Pin 240 | GND β Ground |
| Pin 241 | VCC β Power supply |
| Pin 242 | GND β Ground |
| Pin 243 | VCC β Power supply |
| Pin 244 | GND β Ground |
| Pin 245 | VCC β Power supply |
| Pin 246 | GND β Ground |
| Pin 247 | VCC β Power supply |
| Pin 248 | GND β Ground |
| Pin 249 | VCC β Power supply |
| Pin 250 | GND β Ground |
| Pin 251 | VCC β Power supply |
| Pin 252 | GND β Ground |
| Pin 253 | VCC β Power supply |
| Pin 254 | GND β Ground |
| Pin 255 | VCC β Power supply |
| Pin 256 | GND β Ground |
Safe Operating Area (SOA) & Thermal Characteristics
No official SOA curve available for this digital IC. Always operate within absolute maximum ratings specified in the datasheet. Ensure adequate cooling and derate as needed.
Typical Applications
A42MX36-CQ256BX130 is suitable for 6 applications: Legacy PLD Integration, Bus Interface and Protocol Conversion, Aerospace and Defense Systems, Industrial Control and Automation, Test and Measurement Equipment, Communication Infrastructure.
Legacy PLD Integration
The A42MX36-CQ256BX130 is ideal for integrating multiple legacy PLDs into a single FPGA, reducing board space and cost. Its 54,000 system gates and 202 I/O pins can absorb the logic of several 22V10 or GAL devices, while its 5.0V architecture ensures compatibility with existing 5V logic. The wide-decode circuitry accelerates address decoding, and the 5.6 ns clock-to-out supports high-speed glue logic. Designers can consolidate multiple PLDs into one device, simplifying the BOM and improving reliability. The device's low-power mode helps manage thermal dissipation in dense designs.
Recommended
Bus Interface and Protocol Conversion
With 202 user I/O pins and support for mixed-voltage systems, the A42MX36-CQ256BX130 excels at bus interfacing and protocol conversion. It can bridge 5V legacy buses to 3.3V modern logic, and its PCI 2.1 compliance makes it suitable for PCI interface designs. The dual-port SRAM enables efficient FIFO implementation for data buffering between different clock domains. The 100 MHz FIFO speed supports high-throughput data paths. Designers can implement custom bus protocols, address decoding, and data width conversion in a single device, reducing latency and component count.
Recommended
Aerospace and Defense Systems
The A42MX36-CQ256BX130 is available in ceramic packages screened to MIL-STD-883 levels, making it suitable for aerospace and defense applications requiring high reliability. Its 54,000 gates and 202 I/O pins can implement complex state machines, data encryption, and sensor interfaces. The 5.0V architecture is compatible with legacy military-grade logic, and the wide operating temperature range (if specified) supports harsh environments. The device's radiation tolerance, if applicable, makes it ideal for space applications. Designers can rely on its proven 0.45 um CMOS technology for long-term availability.
Recommended
Industrial Control and Automation
In industrial control, the A42MX36-CQ256BX130 provides a flexible platform for implementing motor control, PLC interfaces, and sensor processing. Its 202 I/O pins can interface with multiple sensors and actuators, while the 5.0V operation simplifies connection to industrial 5V logic. The dual-port SRAM supports high-speed data buffering for real-time control loops. The device's low-power mode reduces heat in sealed enclosures. With 54,000 gates, designers can implement complex control algorithms and communication protocols in a single FPGA, improving system reliability and reducing time-to-market.
Recommended
Test and Measurement Equipment
The A42MX36-CQ256BX130 is well-suited for test and measurement equipment, where high-speed data acquisition and pattern generation are required. Its 5.6 ns clock-to-out and 100 MHz FIFO speed enable fast data capture and playback. The 202 I/O pins can connect to ADCs, DACs, and digital interfaces. The device's PCI compliance allows integration into PC-based test systems. Designers can implement custom triggering, data formatting, and signal processing in the FPGA, reducing the load on the host processor. The 54,000 gates provide ample resources for complex test sequences.
Recommended
Communication Infrastructure
The A42MX36-CQ256BX130 can be used in communication infrastructure for protocol conversion, framing, and error correction. Its dual-port SRAM is ideal for FIFO buffers in data links, and the 100 MHz FIFO speed supports high-throughput interfaces. The 202 I/O pins can connect to various serial and parallel interfaces. The device's 5.0V and 3.3V operation allows interfacing with both legacy and modern communication ICs. With 54,000 gates, designers can implement complex state machines for protocol handling, reducing the need for external logic.
Recommended
Recommended Products Summary
Engineering reference data for A42MX36-CQ256BX130 β comparison, design guidance, and compliance information.
Selection Guide
Comparison with Alternatives
| Parameter | This Product | A42MX36-CQ256B | A42MX36-3CQ256 | A42MX36-2PQG208 |
|---|---|---|---|---|
| Package | 256-CQFP | 256-CQFP | 256-CQFP | 256-CQFP |
| Brand | Microchip Technology | Microchip Technology | Microchip Technology | Microchip Technology |
| System Gates | 54000 | 54000 | 54000 | 54000 |
| Logic Modules | 1184 | 1184 | 1184 | 1184 |
| User I/O | 202 | 202 | 202 | 202 |
| Max Internal Frequency | 131 MHz | 100 MHz | 100 MHz | 100 MHz |
| Supply Voltage | 3.3V / 5.0V | 3.3V / 5.0V | 3.3V / 5.0V | 3.3V / 5.0V |
| Dual-Port SRAM | 2.5 kbits | 2.5 kbits | 2.5 kbits | 2.5 kbits |
Key Differentiators
- Higher maximum internal frequency of 131 MHz (vs A42MX36-CQ256B)
- Ceramic package with tie bar for improved thermal performance (vs A42MX36-2PQG208)
- MIL-STD-883 screening option (vs A42MX36-3CQ256)
Design Notes
The A42MX36-CQ256BX130 supports both 3.3V and 5.0V supplies. Ensure that the VCC pins are properly decoupled with 0.1 uF and 10 uF capacitors placed close to each VCC/GND pair. The device's power consumption depends on the logic utilization and toggle rate; for high-speed designs, estimate the dynamic power using the formula P = C * V^2 * f, where C is the load capacitance, V is the supply voltage, and f is the switching frequency. This is an estimate; refer to the datasheet for detailed power calculations.
For the 256-pin CQFP package, use a multilayer PCB with dedicated power and ground planes to minimize noise. Place decoupling capacitors as close to the VCC and GND pins as possible, ideally on the same side of the board. For high-speed signals, maintain controlled impedance traces and minimize trace lengths to reduce signal integrity issues. The CQFP package has a tie bar that should be connected to ground or left floating as per the datasheet recommendation.
One common pitfall is mixing 5V and 3.3V I/O without proper voltage translation. The A42MX36 supports mixed-voltage I/O, but ensure that the I/O banks are configured correctly for the voltage levels used. Another pitfall is neglecting the PCI compliance requirements if using the device in a PCI design; follow the PCI Local Bus Specification v2.1 for proper termination and signaling. Also, verify the operating temperature range for your application, as the standard version may not be rated for extended temperatures.
Compliance Information
Compliance information not explicitly provided in the verified web data. The device is a ceramic package FPGA, which may have different compliance characteristics than plastic packages. Refer to the manufacturer datasheet for detailed compliance information.
