EP1810JC-25 - 48-Macrocell Classic EPLD, 25ns tPD | Intel
MPN: EP1810JC-25 ✗ End of Life| Qty | Unit Price | Extended |
|---|---|---|
| 1 | $12.5 | $12.50 |
| 10 | $10.85 | $108.50 |
| 100 | $9.2 | $920.00 |
| 500 | $7.95 | $3,975.00 |
| 1,000 | $6.8 | $6,800.00 |
Drop-in alternatives for EP1810JC-25 — same package, pin-to-pin compatible. Different-package parts requiring PCB rework are excluded.
Quick Comparison Tool — Select alternative parts for side-by-side comparison:
EP1810GM883B
✅ Drop-In ⚠️ 参数待验证✓ In Stock
$125.4 / Unit
View Datasheet →EP1810GM883
✅ Drop-In ⚠️ 参数待验证✓ In Stock
$175 / Unit
View Datasheet →EP1810GM/883B
✅ Drop-In ⚠️ 参数待验证✓ In Stock
$49.75 / Unit
View Datasheet →EP1810GI-45
✅ Drop-In ⚠️ 参数待验证✓ In Stock
$56.4 / Unit
View Datasheet →EP1810GC-35AB
✅ Drop-In ⚠️ 参数待验证✓ In Stock
$9.95 / Unit
View Datasheet →EP1810GC-35
✅ Drop-In ⚠️ 参数待验证✓ In Stock
$177.12 / Unit
View Datasheet →EP1810JC-25 Maximum Ratings & Electrical Characteristics
| Product Type | Classic EPLD (Erasable Programmable Logic Device) |
| Family | Altera/Intel Classic EPLD (EP1810 series) |
| Macrocells | 48 |
| Propagation Delay (tPD) | 25 ns |
| Input Lines | 60 (including I/O) |
| I/O Lines | 48 |
| Dedicated Inputs | 12 |
| External Clock Inputs | 4 |
| Supply Voltage (VCC) | 4.75 V to 5.25 V |
| Operating Temperature | -40 °C to 85 °C (industrial, per distributor listings) |
| Technology | CMOS, UV-erasable (windowed ceramic DIP) |
| Package | 28-pin ceramic DIP (J) with quartz window |
| Mounting Type | Through-hole |
| Erasure Method | UV light (windowed package) |
| Lifecycle Status | NRND (Not Recommended for New Designs) |
EP1810JC-25 Pin Configuration
| Pin 1 | I/O — Macrocell I/O pin (multi-function) |
| Pin 2 | I/O — Macrocell I/O pin (multi-function) |
| Pin 3 | I/O — Macrocell I/O pin (multi-function) |
| Pin 4 | I/O — Macrocell I/O pin (multi-function) |
| Pin 5 | I/O — Macrocell I/O pin (multi-function) |
| Pin 6 | I/O — Macrocell I/O pin (multi-function) |
| Pin 7 | I/O — Macrocell I/O pin (multi-function) |
| Pin 8 | I/O — Macrocell I/O pin (multi-function) |
| Pin 9 | I/O — Macrocell I/O pin (multi-function) |
| Pin 10 | GND — Ground |
| Pin 11 | I/O — Macrocell I/O pin (multi-function) |
| Pin 12 | I/O — Macrocell I/O pin (multi-function) |
| Pin 13 | I/O — Macrocell I/O pin (multi-function) |
| Pin 14 | I/O — Macrocell I/O pin (multi-function) |
| Pin 15 | IN — Dedicated input |
| Pin 16 | IN — Dedicated input |
| Pin 17 | IN — Dedicated input |
| Pin 18 | IN — Dedicated input |
| Pin 19 | IN — Dedicated input |
| Pin 20 | IN — Dedicated input |
| Pin 21 | CLK — Global clock input |
| Pin 22 | CLK — Global clock input |
| Pin 23 | CLK — Global clock input |
| Pin 24 | CLK — Global clock input |
| Pin 25 | I/O — Macrocell I/O pin (multi-function) |
| Pin 26 | I/O — Macrocell I/O pin (multi-function) |
| Pin 27 | I/O — Macrocell I/O pin (multi-function) |
| Pin 28 | VCC — +5 V supply |
Safe Operating Area (SOA) & Thermal Characteristics
No official SOA curve available for this digital IC. Always operate within absolute maximum ratings specified in the datasheet. Ensure adequate cooling and derate as needed.
Typical Applications
EP1810JC-25 is suitable for 6 applications: Microprocessor Address Decoding, Bus Arbitration and Interface Glue Logic, Industrial Control State Machines, Legacy Peripheral Interface Adapters, Telecom Backplane Controllers, Prototype Hardware Logic Emulation.
Microprocessor Address Decoding
The EP1810JC-25's 48 macrocells and 60 input lines make it well-suited to decoding full 20-bit address buses on 8086, 68000, and Z80 microprocessor boards. Its deterministic 25 ns propagation delay fits within typical memory-access timing budgets, and four dedicated clock inputs simplify generation of qualified chip-select strobes. Designers replace stacks of 74LS138/139 decoders with a single erasable device, simplifying PCB layout and reducing component count by 5-10x on memory-mapped designs.
Recommended
Bus Arbitration and Interface Glue Logic
Multi-master VMEbus, Multibus, and STD-bus backplanes historically used the EP1810JC-25 to arbitrate DMA requests, generate wait-state insertion, and bridge between processor buses and peripheral controllers. The 48 macrocells absorb handshake, ready, and grant logic that would otherwise require a dozen PAL devices, and the 5 V TTL-compatible I/O directly interfaces with 74LS and 74F bus transceivers without level shifters. Erasability allows in-the-field logic revision as bus standards evolve.
Recommended
Industrial Control State Machines
Factory-automation controllers in the 1990s and 2000s used the EP1810JC-25 to implement sequential state machines for conveyor control, packaging machinery, and process-line sequencing. Its 48 macrocells encode 8-12-state Mealy or Moore machines with combinational outputs, while the deterministic timing guarantees predictable response to limit-switch and encoder inputs. The windowed ceramic DIP package supports field re-programming when production sequences change.
Recommended
Legacy Peripheral Interface Adapters
The EP1810JC-25 bridges parallel-port peripherals, GPIB/IEEE-488 instrumentation buses, and SCSI-1 controllers to ISA and STD-bus host processors by generating protocol handshakes, encoding/decoding command bytes, and managing data-transfer state. Its 48 I/O lines accommodate the 8-bit data bus plus 8-12 control and status signals of typical peripheral interfaces, while the 25 ns delay meets standard peripheral-timing requirements without inserting wait states.
Recommended
Telecom Backplane Controllers
Legacy telecom backplanes (T1/E1 multiplexers, channel banks, central-office switches) used the EP1810JC-25 to implement alarm-collection logic, time-slot switching, and DS1/DS3 framing state machines. The five-volt operation matches the negative-48 V battery plant-derived logic rails common in central offices, and the ceramic-DIP package survives the thermal and vibration stresses of telecom equipment rooms. Modern replacements use FPGAs or ASICs, but the EP1810JC-25 remains in service-spare inventories worldwide.
Recommended
Prototype Hardware Logic Emulation
Engineers prototyping new boards often use the EP1810JC-25 as a quick-turn logic emulator: a Boolean design is compiled into JEDEC fuse-map files, programmed with an Altera programming card, and dropped into a 28-pin socket on a prototype PCB. This workflow lets engineers validate logic before committing to gate-array or ASIC NRE charges. The windowed ceramic package supports dozens of erase/reprogram cycles during iterative debug, making the EP1810JC-25 a staple of university and R&D labs.
Recommended
Recommended Products Summary
Engineering reference data for EP1810JC-25 — comparison, design guidance, and compliance information.
Selection Guide
Comparison with Alternatives
| Parameter | This Product | EP1810GM883B | EP1810GM883 | EP1810GM/883B | EP1810GI-45 | EP1810GC-35AB |
|---|---|---|---|---|---|---|
| Brand | Intel (formerly Altera) | Intel (formerly Altera) | Intel (formerly Altera) | Intel (formerly Altera) | Intel (formerly Altera) | Intel (formerly Altera) |
| Package | 28-pin ceramic DIP (J) with UV window | 28-pin ceramic DIP (J) with UV window - same | 28-pin ceramic DIP (J) with UV window - same | 28-pin ceramic DIP (J) with UV window - same | 28-pin ceramic DIP (J) with UV window - same | 28-pin ceramic DIP (J) with UV window - same |
| Propagation Delay (tPD) | 25 ns | 25 ns | 25 ns | 25 ns | 45 ns | 35 ns |
| Macrocells | 48 | 48 | 48 | 48 | 48 | 48 |
| I/O Lines | 48 | 48 | 48 | 48 | 48 | 48 |
| Dedicated Inputs | 12 | 12 | 12 | 12 | 12 | 12 |
| Supply Voltage | 4.75 V to 5.25 V | 4.75 V to 5.25 V | 4.75 V to 5.25 V | 4.75 V to 5.25 V | 4.75 V to 5.25 V | 4.75 V to 5.25 V |
| Temperature Grade | -40 °C to 85 °C (industrial) | -55 °C to 125 °C (military) | -55 °C to 125 °C (military) | -55 °C to 125 °C (military, 883B) | -40 °C to 85 °C (industrial) | Commercial (per 'C' suffix) |
| MIL-STD-883 Screening | No | Yes (883B) | Yes (883) | Yes (883B) | No | No |
Key Differentiators
- Windowed ceramic DIP enables UV erasure and reprogramming for prototyping (vs EP1810GC-35AB)
- Industrial temperature range with ceramic-package reliability (vs EP1810GM/883B)
- Faster 25 ns tPD grade for timing-margin-sensitive designs (vs EP1810GI-45)
Design Notes
The 28-pin ceramic DIP package requires through-hole PCB mounting with a 0.1 µF decoupling capacitor placed within 5 mm of the VCC pin (pin 28) to suppress switching transients. Add a bulk 10 µF tantalum capacitor at the board's 5 V rail entry point to handle simultaneous-output switching of all 48 macrocells, which can demand 200-400 mA peak current in worst-case patterns. Keep clock traces (pins 21-24) short and shielded with ground guard traces to preserve signal integrity up to 50 MHz.
Do not substitute plastic-DIP (N-suffix) variants of the EP1810 for the JC-windowed package without verifying erase-cycle support; OTP plastic packages cannot be re-programmed. Also note that the EP1810 family is NRND and will not receive Altera/Intel's modern design-tool support, so designers must use legacy MAX+PLUS II or classic AHDL toolchains. Programming files (.pof) generated for newer MAX devices are NOT compatible with EP1810 JEDEC fuse maps.
When interfacing the EP1810JC-25's TTL outputs to modern 3.3 V CMOS devices, insert a 74HCT244 or similar 5 V-to-3.3 V level translator on each shared signal line. Direct connection risks CMOS input over-voltage and latch-up. For clock-distribution applications using the four global clock pins, place a 33 Ω series-termination resistor within 25 mm of the EP1810 clock output to dampen reflections on cables or backplane traces.
Compliance Information
RoHS/REACH compliance status not explicitly stated in the verified web data for this NRND legacy part; many Altera ceramic-windowed DIPs from this era contain lead-bearing solder and are not RoHS-compliant. AEC-Q100 not applicable - this is a programmable logic device, not an automotive analog IC.
