EPM9560RC208-5 - 560-Macrocell MAX 9000 CPLD, 5ns, 5V | Altera
MPN: EPM9560RC208-5 ✗ End of Life| Qty | Unit Price | Extended |
|---|---|---|
| 1 | $95 | $95.00 |
| 10 | $85 | $850.00 |
| 100 | $76 | $7,600.00 |
| 500 | $68 | $34,000.00 |
| 1,000 | $62 | $62,000.00 |
Drop-in alternatives for EPM9560RC208-5 — same package, pin-to-pin compatible. Different-package parts requiring PCB rework are excluded.
Quick Comparison Tool — Select alternative parts for side-by-side comparison:
EPM9560RC208-7
✅ Drop-In✓ In Stock
$18.9 / Unit
View Datasheet →EPM9560RC208-10
✅ Drop-In✓ In Stock
$15.4 / Unit
View Datasheet →EPM9560RC208-15
✅ Drop-In✓ In Stock
Contact for price
View Datasheet →EPM9560RC208-20
✅ Drop-In✓ In Stock
Contact for price
View Datasheet →EPM9560RC208-15C
✅ Drop-In✓ In Stock
Contact for price
View Datasheet →EPM9560RC208-20C
✅ Drop-In✓ In Stock
Contact for price
View Datasheet →EPM9560RC208-10N
✅ Drop-In✓ In Stock
$175 / Unit
View Datasheet →EPM9560RC208-5 Maximum Ratings & Electrical Characteristics
| Family | MAX 9000 |
| Device Type | CPLD (Complex Programmable Logic Device) |
| Macro Cells | 560 |
| Usable Gates | 12,000 |
| Logic Array Blocks (LABs) | 16 |
| Maximum User I/O | 149 |
| Dedicated Inputs | 16 |
| Flip-Flops | 772 |
| Propagation Delay (tPD) | 5 ns |
| Internal Counter Frequency (fCNT) | 117.6 MHz |
| Supply Voltage (VCC) | 5.0 V |
| Package | 208-pin RQFP (Plastic Quad Flat Pack) |
| Process Technology | CMOS EEPROM |
| Programming Interface | JTAG (IEEE Std 1149.1) + 5V ISP |
| Operating Temperature | 0C to +70C (commercial) |
| RoHS Status | Non-compliant (5V process, legacy RQFP) |
EPM9560RC208-5 208-pin rqfp (plastic quad flat pack) Pin Configuration Guide
Complete pinout information for EPM9560RC208-5 (208-pin rqfp (plastic quad flat pack) package). This digital IC includes GPIO, communication interfaces (UART, SPI, I2C), and power pins. Refer to the manufacturer datasheet for alternate pin functions and configuration options. Essential for embedded system design and PCB layout.
No detailed pinout data available for EPM9560RC208-5.
Refer to the datasheet for full pin configuration.
Safe Operating Area (SOA) & Thermal Characteristics
No official SOA curve available for this digital IC. Always operate within absolute maximum ratings specified in the datasheet. Ensure adequate cooling and derate as needed.
Typical Applications
EPM9560RC208-5 is suitable for 6 applications: High-Speed Bus Interface Glue Logic, ASIC State-Machine Replacement, Address Decoding for Multiprocessor Systems, PCI Bus Arbitration and Interface Logic, FIFO and Dual-Port Memory Control, Legacy Industrial Control and Test Equipment.
High-Speed Bus Interface Glue Logic
The EPM9560RC208-5 is well suited to high-speed bus-interface glue logic between microprocessors, memory, and peripherals where deterministic 5 ns propagation delay is required. Its 149 user I/O pins comfortably handle a 32-bit data bus plus 24-bit address bus plus control/handshake signals without external transceivers, and the EEPROM-based instant-on configuration eliminates boot-PROM complexity for embedded designs. The MAX 9000 architecture delivers fixed tPD regardless of logic utilization - critical for address-decoding and chip-select paths in multiprocessor systems where setup-time margin is tight. Compared to SRAM-based FPGAs of similar gate count, the EPM9560RC208-5 eliminates bitstream-load latency and provides 33 MHz PCI bus arbitration headroom within the 5 ns tPD envelope.
Recommended
ASIC State-Machine Replacement
The EPM9560RC208-5 is a drop-in replacement for discrete TTL/CMOS state machines and small ASICs in legacy 5V systems. With 560 macrocells and 772 flip-flops, the device can host complex state machines, FIFO controllers, and protocol converters that previously required 10-20 discrete packages. The 5 ns tPD enables the part to handle synchronous state transitions up to 100 MHz in pipelined designs, and the JTAG interface supports in-system reprogramming during board bring-up - a major advantage over masked ASICs. The 208-pin RQFP footprint provides ample I/O for bus-oriented state machines, and the 16 dedicated inputs eliminate the need to consume macrocell resources for high-fanout clock or reset distribution.
Recommended
Address Decoding for Multiprocessor Systems
Address decoding in multiprocessor designs requires deterministic propagation delay to prevent bus contention and ensure clean chip-select timing across all peripherals. The EPM9560RC208-5 provides 5 ns pin-to-pin delay regardless of which LAB the address comparator is implemented in, simplifying timing closure and eliminating manual floorplanning. With 149 user I/O, the device can decode 24-bit address spaces plus generate chip-selects for 12-16 peripherals plus interrupt acknowledge logic - all in a single package. The 5V supply matches legacy 5V bus architectures like VME, Multibus, and standard TTL/CMOS peripherals, eliminating level-shifters. Compared to discrete 74LS/74F decoding trees, the EPM9560RC208-5 reduces board area by 5-10x and improves EMI due to fewer high-speed signal traces.
Recommended
PCI Bus Arbitration and Interface Logic
PCI bus arbitration requires sub-30 ns clock-to-output delays for ARB/GNT signalling, and the EPM9560RC208-5's 5 ns tPD provides the timing margin needed to drive 33 MHz PCI segments with multiple masters. The 5V I/O is fully compatible with 5V PCI signalling, and 149 user I/O pins accommodate 32-bit AD bus plus arbitration signals plus interrupt/REQ/GNT pairs for multiple bus masters. The deterministic architecture eliminates the timing-variation concerns of SRAM FPGAs, and the JTAG interface simplifies PCI compliance testing. Engineers building custom PCI cards or motherboard glue logic can replace 3-5 discrete PAL/GAL devices plus bus transceivers with a single EPM9560RC208-5, reducing board area and improving signal integrity at the same time.
Recommended
FIFO and Dual-Port Memory Control
FIFO control logic requires precise read/write pointer comparison with deterministic latency to prevent data corruption and overflow. The EPM9560RC208-5's 5 ns tPD enables 100 MHz pointer arithmetic in dual-port RAM controllers, and the 560 macrocells comfortably host full-empty/almost-full flag generation plus burst-mode handshaking for SDRAM or SRAM FIFOs. The EEPROM-based configuration provides instant-on operation, eliminating the FIFO corruption window present in SRAM-based FPGAs during boot. The 208-pin RQFP package exposes enough I/O for address buses up to 32 bits plus read/write control plus status flag outputs, and the 16 dedicated inputs can be used for FIFO read/write clocks without consuming macrocell register resources.
Recommended
Legacy Industrial Control and Test Equipment
The EPM9560RC208-5 remains in service in long-lifecycle industrial control, test-and-measurement, and military systems designed in the late 1990s/early 2000s. Its 5V supply matches the existing 5V power architecture in these systems, eliminating redesign for the power tree, and the 208-pin RQFP is a widely-manufactured JEDEC-standard package. The deterministic 5 ns tPD is preferred for test-equipment timing paths where calibration depends on stable propagation delay. Although Altera has discontinued new production, the RQFP-208 form factor is supported by Intel/Altera's long-term supply program and aftermarket brokers, making EPM9560RC208-5 a sustainable choice for legacy field-replacement and repair scenarios where PCB redesign is not feasible.
Recommended
Recommended Products Summary
Engineering reference data for EPM9560RC208-5 — comparison, design guidance, and compliance information.
Selection Guide
Comparison with Alternatives
| Parameter | This Product | EPM9560RC208-7 | EPM9560RC208-10 | EPM9560RC208-15 | EPM9560RC208-20 | EPM9560RC208-10N |
|---|---|---|---|---|---|---|
| Brand | Altera | Altera | Altera | Altera | Altera | Altera |
| Package | 208-pin RQFP | 208-pin RQFP - same | 208-pin RQFP - same | 208-pin RQFP - same | 208-pin RQFP - same | 208-pin RQFP - same |
| Propagation Delay (tPD) | 5 ns | 7 ns | 10 ns | 15 ns | 20 ns | 10 ns |
| Internal Counter Frequency (fCNT) | 117.6 MHz | 117.6 MHz | 117.6 MHz | 117.6 MHz | 117.6 MHz | 117.6 MHz |
| Macro Cells | 560 | 560 | 560 | 560 | 560 | 560 |
| Usable Gates | 12,000 | 12,000 | 12,000 | 12,000 | 12,000 | 12,000 |
| Maximum User I/O | 149 | 149 | 149 | 149 | 149 | 149 |
| Supply Voltage | 5.0 V | 5.0 V | 5.0 V | 5.0 V | 5.0 V | 5.0 V |
| RoHS Status | Non-compliant (5V legacy process) | Non-compliant | Non-compliant | Non-compliant | Non-compliant | Lead-free / RoHS |
| Lifecycle Status | Obsolete | Obsolete | Obsolete | Obsolete | Obsolete | Obsolete |
Key Differentiators
- Fastest commercial speed grade in EPM9560 family (vs EPM9560RC208-20)
- Deterministic tPD regardless of logic utilization (vs SRAM-based FPGA equivalents)
- 149 user I/O - highest in MAX 9000 family (vs EPM9480RC208-15 (smaller family member))
Design Notes
The EPM9560RC208-5 requires a clean 5.0V supply (VCCINT = 5.0V +/-5%) with bulk decoupling of 22-47 uF tantalum plus 0.1 uF ceramic capacitors placed within 5 mm of each VCC/GND pin pair. The 208-pin RQFP exposes multiple VCC and GND pins; route them as star or power-plane geometry to minimize dI/dt bounce. Avoid powering the device from a switching regulator without adequate output filtering - the 5V supply tolerance is tight, and EEPROM programming requires stable voltage above 4.75V minimum. Estimated: at typical internal activity of 50%, ICC supply current is approximately 250-400 mA - derate VCC dropout accordingly when using linear regulators.
The 208-pin RQFP has 0.5 mm lead pitch and 1.6 mm typical package body - use a 4-layer PCB with continuous ground plane beneath the device for controlled-impedance signal returns. JTAG signals (TCK, TMS, TDI, TDO) should be routed with 4-8 mil traces and pulled up to VCC with 10 kohm resistors (TMS, TDI) per the MAX 9000 family datasheet. Keep all high-speed outputs (tPD < 5 ns) shorter than 50 mm or use series termination of 33 ohm to prevent reflections. Estimated: 5 ns rise time on a 50 mm trace corresponds to approximately 6 GHz -3dB bandwidth, requiring controlled-impedance design for any signal line above 25 mm.
Do NOT assume the 208-pin RQFP package is interchangeable with the ceramic CQFP-208 variant - although Altera's discontinuance notice declares them form-fit-function equivalent for the EPM9560 family, mechanical reliability and thermal performance differ. Verify the package code suffix in your PCB land pattern matches "RC" (plastic RQFP) and not "GC" (ceramic PGA) before substitution. The MAX 9000 family also requires JTAG programming with a 10.0V VPP supply on the dedicated programming pin for legacy parallel programming mode - in-system 5V programming via JTAG is the recommended modern approach. Mixing I/O voltages (5V VCCIO with 3.3V peripherals) requires the device's 3.3V/5V mixed-mode I/O support to be enabled in the Quartus MAX+PLUS II software.
Compliance Information
EPM9560RC208-5 is non-RoHS due to 5V CMOS EEPROM process and RQFP lead finish. Lead-free RoHS variant is EPM9560RC208-10N with the same RQFP-208 footprint. AEC-Q100 not applicable (commercial-grade CPLD). REACH and conflict-mineral status not disclosed in current public documentation.
