Altera

EPM9560RC208-20C - MAX 9000 CPLD 560 Macro Cells | Altera

MPN: EPM9560RC208-20C βœ— End of Life
In Stock Ships in 1-3 business days
5.0 V Vdss 208-pin RQFP (Power Quad Flat Pack) Package 100 MHz Speed EEPROM (non-volatile) Memory
Contact for pricing
MOQ: 1 |
Price updated: 2026-09-13
Volume Pricing
Qty Unit Price Extended
1 $0 $0.00
10 $0 $0.00
100 $0 $0.00
500 $0 $0.00
1,000 $0 $0.00
ℹ️ All prices are in USD

Drop-in alternatives for EPM9560RC208-20C β€” same package, pin-to-pin compatible. Different-package parts requiring PCB rework are excluded.

Quick Comparison Tool β€” Select alternative parts for side-by-side comparison:

EPM9560RC208-20

βœ… Drop-In
Intel
πŸ“¦ 208-pin RQFP
MAX 9000 (EPM9560) Β· 560 Β· 12,000 Β· 35 Β· 153 Β· 20 ns Β· 100 MHz Β· 5.0 V

βœ“ In Stock

Contact for price

View Datasheet β†’

EPM9560RC208-15C

βœ… Drop-In
Altera
πŸ“¦ 208-pin RQFP
MAX 9000 Β· EEPROM-based CPLD (EPLD) Β· 12,000 Β· 560 Β· 149 Β· 15 ns Β· 117.6 MHz Β· 4.75 V to 5.25 V

βœ“ In Stock

Contact for price

View Datasheet β†’

EPM9560RC208-15N

βœ… Drop-In
Intel
πŸ“¦ 208-pin RQFP
MAX 9000 Β· CPLD (Complex Programmable Logic Device) Β· 560 Β· 12,000 Β· 16 Β· 212 (in 208-RQFP, see family datasheet) Β· 15 ns Β· 117.6 MHz

βœ“ In Stock

$19.85 / Unit

View Datasheet β†’

EPM9560RC208-10N

βœ… Drop-In
Intel
πŸ“¦ 208-pin RQFP
MAX 9000 Β· EPM9560 Β· 560 Β· 12,000 Β· 16 Β· 153 Β· 10 ns Β· 5.0 V

βœ“ In Stock

$175 / Unit

View Datasheet β†’

EPM9480RC208-20C

βœ… Drop-In
πŸ“¦ 208-pin RQFP
same 208-pin RQFP footprint and 20 ns speed grade; 480 macrocells vs 560 (-14% logic density)

πŸ“‹ Reference alternative (not in catalog)

EPM9400RC208-20

βœ… Drop-In
Altera
πŸ“¦ 208-pin RQFP
MAX 9000 Β· In System Programmable (ISP) Β· 400 Β· 8,000 Β· 20 ns Β· 100 MHz Β· 4.75 V to 5.25 V Β· EEPROM-based (non-volatile)

βœ“ In Stock

$60.49 / Unit

View Datasheet β†’

EPM9560RC208-20C Maximum Ratings & Electrical Characteristics

Family MAX 9000
Device Type EEPROM-based CPLD (EE PLD)
Macrocells 560
Usable Gates 12,000
Flip-Flops 772
Configurable I/O Lines 149
Propagation Delay (tPD) 20 ns (speed grade -20)
Maximum Frequency 100 MHz
Supply Voltage 5.0 V
I/O Voltage Support 3.3 V or 5 V
Configuration Memory EEPROM (non-volatile)
In-System Programmability Yes, via IEEE Std. 1149.1 JTAG
Package 208-pin RQFP (Power Quad Flat Pack)
JESD-30 Package Code S-PQFP-G208
Terminal Form Gull Wing
Operating Temperature Grade Commercial (0C to +70C)
Technology CMOS
Mounting Type Surface Mount

EPM9560RC208-20C Pin Configuration

Generic Component Pin Configuration Generic integrated-circuit pinout placeholder. Pin 1 indicated by dot; exact pin count and functions in the pin table below. 1 N 2 N-1 3 N-2 4 N-3 Pin Configuration See pin table below for pin functions Package-specific diagram not available
Pin 1 I/O β€” Configurable I/O pin (per MAX 9000 208-pin RQFP pin table)
Pin 2 I/O β€” Configurable I/O pin (per MAX 9000 208-pin RQFP pin table)
Pin 3 I/O β€” Configurable I/O pin (per MAX 9000 208-pin RQFP pin table)
Pin 4 I/O β€” Configurable I/O pin (per MAX 9000 208-pin RQFP pin table)
Pin 5 I/O β€” Configurable I/O pin (per MAX 9000 208-pin RQFP pin table)
Pin 6 I/O β€” Configurable I/O pin (per MAX 9000 208-pin RQFP pin table)
Pin 7 I/O β€” Configurable I/O pin (per MAX 9000 208-pin RQFP pin table)
Pin 8 I/O β€” Configurable I/O pin (per MAX 9000 208-pin RQFP pin table)
Pin 9 I/O β€” Configurable I/O pin (per MAX 9000 208-pin RQFP pin table)
Pin 10 I/O β€” Configurable I/O pin (per MAX 9000 208-pin RQFP pin table)
Pin 11 I/O β€” Configurable I/O pin (per MAX 9000 208-pin RQFP pin table)
Pin 12 I/O β€” Configurable I/O pin (per MAX 9000 208-pin RQFP pin table)
Pin 13 I/O β€” Configurable I/O pin (per MAX 9000 208-pin RQFP pin table)
Pin 14 I/O β€” Configurable I/O pin (per MAX 9000 208-pin RQFP pin table)
Pin 15 I/O β€” Configurable I/O pin (per MAX 9000 208-pin RQFP pin table)
Pin 16 I/O β€” Configurable I/O pin (per MAX 9000 208-pin RQFP pin table)
Pin 17 I/O β€” Configurable I/O pin (per MAX 9000 208-pin RQFP pin table)
Pin 18 I/O β€” Configurable I/O pin (per MAX 9000 208-pin RQFP pin table)
Pin 19 I/O β€” Configurable I/O pin (per MAX 9000 208-pin RQFP pin table)
Pin 20 I/O β€” Configurable I/O pin (per MAX 9000 208-pin RQFP pin table)
Pin 21 I/O β€” Configurable I/O pin (per MAX 9000 208-pin RQFP pin table)
Pin 22 I/O β€” Configurable I/O pin (per MAX 9000 208-pin RQFP pin table)
Pin 23 I/O β€” Configurable I/O pin (per MAX 9000 208-pin RQFP pin table)
Pin 24 I/O β€” Configurable I/O pin (per MAX 9000 208-pin RQFP pin table)
Pin 25 I/O β€” Configurable I/O pin (per MAX 9000 208-pin RQFP pin table)
Pin 26 I/O β€” Configurable I/O pin (per MAX 9000 208-pin RQFP pin table)
Pin 27 I/O β€” Configurable I/O pin (per MAX 9000 208-pin RQFP pin table)
Pin 28 I/O β€” Configurable I/O pin (per MAX 9000 208-pin RQFP pin table)
Pin 29 I/O β€” Configurable I/O pin (per MAX 9000 208-pin RQFP pin table)
Pin 30 I/O β€” Configurable I/O pin (per MAX 9000 208-pin RQFP pin table)
Pin 31 I/O β€” Configurable I/O pin (per MAX 9000 208-pin RQFP pin table)
Pin 32 I/O β€” Configurable I/O pin (per MAX 9000 208-pin RQFP pin table)
Pin 33 I/O β€” Configurable I/O pin (per MAX 9000 208-pin RQFP pin table)
Pin 34 I/O β€” Configurable I/O pin (per MAX 9000 208-pin RQFP pin table)
Pin 35 I/O β€” Configurable I/O pin (per MAX 9000 208-pin RQFP pin table)
Pin 36 I/O β€” Configurable I/O pin (per MAX 9000 208-pin RQFP pin table)
Pin 37 I/O β€” Configurable I/O pin (per MAX 9000 208-pin RQFP pin table)
Pin 38 I/O β€” Configurable I/O pin (per MAX 9000 208-pin RQFP pin table)
Pin 39 I/O β€” Configurable I/O pin (per MAX 9000 208-pin RQFP pin table)
Pin 40 I/O β€” Configurable I/O pin (per MAX 9000 208-pin RQFP pin table)
Pin 41 I/O β€” Configurable I/O pin (per MAX 9000 208-pin RQFP pin table)
Pin 42 I/O β€” Configurable I/O pin (per MAX 9000 208-pin RQFP pin table)
Pin 43 I/O β€” Configurable I/O pin (per MAX 9000 208-pin RQFP pin table)
Pin 44 I/O β€” Configurable I/O pin (per MAX 9000 208-pin RQFP pin table)
Pin 45 I/O β€” Configurable I/O pin (per MAX 9000 208-pin RQFP pin table)
Pin 46 I/O β€” Configurable I/O pin (per MAX 9000 208-pin RQFP pin table)
Pin 47 I/O β€” Configurable I/O pin (per MAX 9000 208-pin RQFP pin table)
Pin 48 I/O β€” Configurable I/O pin (per MAX 9000 208-pin RQFP pin table)
Pin 49 I/O β€” Configurable I/O pin (per MAX 9000 208-pin RQFP pin table)
Pin 50 I/O β€” Configurable I/O pin (per MAX 9000 208-pin RQFP pin table)
Pin 51 I/O β€” Configurable I/O pin (per MAX 9000 208-pin RQFP pin table)
Pin 52 I/O β€” Configurable I/O pin (per MAX 9000 208-pin RQFP pin table)
Pin 53 I/O β€” Configurable I/O pin (per MAX 9000 208-pin RQFP pin table)
Pin 54 I/O β€” Configurable I/O pin (per MAX 9000 208-pin RQFP pin table)
Pin 55 I/O β€” Configurable I/O pin (per MAX 9000 208-pin RQFP pin table)
Pin 56 I/O β€” Configurable I/O pin (per MAX 9000 208-pin RQFP pin table)
Pin 57 I/O β€” Configurable I/O pin (per MAX 9000 208-pin RQFP pin table)
Pin 58 I/O β€” Configurable I/O pin (per MAX 9000 208-pin RQFP pin table)
Pin 59 I/O β€” Configurable I/O pin (per MAX 9000 208-pin RQFP pin table)
Pin 60 I/O β€” Configurable I/O pin (per MAX 9000 208-pin RQFP pin table)
Pin 61 I/O β€” Configurable I/O pin (per MAX 9000 208-pin RQFP pin table)
Pin 62 I/O β€” Configurable I/O pin (per MAX 9000 208-pin RQFP pin table)
Pin 63 I/O β€” Configurable I/O pin (per MAX 9000 208-pin RQFP pin table)
Pin 64 I/O β€” Configurable I/O pin (per MAX 9000 208-pin RQFP pin table)
Pin 65 I/O β€” Configurable I/O pin (per MAX 9000 208-pin RQFP pin table)
Pin 66 I/O β€” Configurable I/O pin (per MAX 9000 208-pin RQFP pin table)
Pin 67 I/O β€” Configurable I/O pin (per MAX 9000 208-pin RQFP pin table)
Pin 68 I/O β€” Configurable I/O pin (per MAX 9000 208-pin RQFP pin table)
Pin 69 I/O β€” Configurable I/O pin (per MAX 9000 208-pin RQFP pin table)
Pin 70 I/O β€” Configurable I/O pin (per MAX 9000 208-pin RQFP pin table)
Pin 71 I/O β€” Configurable I/O pin (per MAX 9000 208-pin RQFP pin table)
Pin 72 I/O β€” Configurable I/O pin (per MAX 9000 208-pin RQFP pin table)
Pin 73 I/O β€” Configurable I/O pin (per MAX 9000 208-pin RQFP pin table)
Pin 74 I/O β€” Configurable I/O pin (per MAX 9000 208-pin RQFP pin table)
Pin 75 I/O β€” Configurable I/O pin (per MAX 9000 208-pin RQFP pin table)
Pin 76 I/O β€” Configurable I/O pin (per MAX 9000 208-pin RQFP pin table)
Pin 77 I/O β€” Configurable I/O pin (per MAX 9000 208-pin RQFP pin table)
Pin 78 I/O β€” Configurable I/O pin (per MAX 9000 208-pin RQFP pin table)
Pin 79 I/O β€” Configurable I/O pin (per MAX 9000 208-pin RQFP pin table)
Pin 80 I/O β€” Configurable I/O pin (per MAX 9000 208-pin RQFP pin table)
Pin 81 I/O β€” Configurable I/O pin (per MAX 9000 208-pin RQFP pin table)
Pin 82 I/O β€” Configurable I/O pin (per MAX 9000 208-pin RQFP pin table)
Pin 83 I/O β€” Configurable I/O pin (per MAX 9000 208-pin RQFP pin table)
Pin 84 I/O β€” Configurable I/O pin (per MAX 9000 208-pin RQFP pin table)
Pin 85 I/O β€” Configurable I/O pin (per MAX 9000 208-pin RQFP pin table)
Pin 86 I/O β€” Configurable I/O pin (per MAX 9000 208-pin RQFP pin table)
Pin 87 I/O β€” Configurable I/O pin (per MAX 9000 208-pin RQFP pin table)
Pin 88 I/O β€” Configurable I/O pin (per MAX 9000 208-pin RQFP pin table)
Pin 89 I/O β€” Configurable I/O pin (per MAX 9000 208-pin RQFP pin table)
Pin 90 I/O β€” Configurable I/O pin (per MAX 9000 208-pin RQFP pin table)
Pin 91 I/O β€” Configurable I/O pin (per MAX 9000 208-pin RQFP pin table)
Pin 92 I/O β€” Configurable I/O pin (per MAX 9000 208-pin RQFP pin table)
Pin 93 I/O β€” Configurable I/O pin (per MAX 9000 208-pin RQFP pin table)
Pin 94 I/O β€” Configurable I/O pin (per MAX 9000 208-pin RQFP pin table)
Pin 95 I/O β€” Configurable I/O pin (per MAX 9000 208-pin RQFP pin table)
Pin 96 I/O β€” Configurable I/O pin (per MAX 9000 208-pin RQFP pin table)
Pin 97 I/O β€” Configurable I/O pin (per MAX 9000 208-pin RQFP pin table)
Pin 98 I/O β€” Configurable I/O pin (per MAX 9000 208-pin RQFP pin table)
Pin 99 I/O β€” Configurable I/O pin (per MAX 9000 208-pin RQFP pin table)
Pin 100 I/O β€” Configurable I/O pin (per MAX 9000 208-pin RQFP pin table)
Pin 101 I/O β€” Configurable I/O pin (per MAX 9000 208-pin RQFP pin table)
Pin 102 I/O β€” Configurable I/O pin (per MAX 9000 208-pin RQFP pin table)
Pin 103 I/O β€” Configurable I/O pin (per MAX 9000 208-pin RQFP pin table)
Pin 104 I/O β€” Configurable I/O pin (per MAX 9000 208-pin RQFP pin table)
Pin 105 I/O β€” Configurable I/O pin (per MAX 9000 208-pin RQFP pin table)
Pin 106 I/O β€” Configurable I/O pin (per MAX 9000 208-pin RQFP pin table)
Pin 107 I/O β€” Configurable I/O pin (per MAX 9000 208-pin RQFP pin table)
Pin 108 I/O β€” Configurable I/O pin (per MAX 9000 208-pin RQFP pin table)
Pin 109 I/O β€” Configurable I/O pin (per MAX 9000 208-pin RQFP pin table)
Pin 110 I/O β€” Configurable I/O pin (per MAX 9000 208-pin RQFP pin table)
Pin 111 I/O β€” Configurable I/O pin (per MAX 9000 208-pin RQFP pin table)
Pin 112 I/O β€” Configurable I/O pin (per MAX 9000 208-pin RQFP pin table)
Pin 113 I/O β€” Configurable I/O pin (per MAX 9000 208-pin RQFP pin table)
Pin 114 I/O β€” Configurable I/O pin (per MAX 9000 208-pin RQFP pin table)
Pin 115 I/O β€” Configurable I/O pin (per MAX 9000 208-pin RQFP pin table)
Pin 116 I/O β€” Configurable I/O pin (per MAX 9000 208-pin RQFP pin table)
Pin 117 I/O β€” Configurable I/O pin (per MAX 9000 208-pin RQFP pin table)
Pin 118 I/O β€” Configurable I/O pin (per MAX 9000 208-pin RQFP pin table)
Pin 119 I/O β€” Configurable I/O pin (per MAX 9000 208-pin RQFP pin table)
Pin 120 I/O β€” Configurable I/O pin (per MAX 9000 208-pin RQFP pin table)
Pin 121 I/O β€” Configurable I/O pin (per MAX 9000 208-pin RQFP pin table)
Pin 122 I/O β€” Configurable I/O pin (per MAX 9000 208-pin RQFP pin table)
Pin 123 I/O β€” Configurable I/O pin (per MAX 9000 208-pin RQFP pin table)
Pin 124 I/O β€” Configurable I/O pin (per MAX 9000 208-pin RQFP pin table)
Pin 125 I/O β€” Configurable I/O pin (per MAX 9000 208-pin RQFP pin table)
Pin 126 I/O β€” Configurable I/O pin (per MAX 9000 208-pin RQFP pin table)
Pin 127 I/O β€” Configurable I/O pin (per MAX 9000 208-pin RQFP pin table)
Pin 128 I/O β€” Configurable I/O pin (per MAX 9000 208-pin RQFP pin table)
Pin 129 I/O β€” Configurable I/O pin (per MAX 9000 208-pin RQFP pin table)
Pin 130 I/O β€” Configurable I/O pin (per MAX 9000 208-pin RQFP pin table)
Pin 131 I/O β€” Configurable I/O pin (per MAX 9000 208-pin RQFP pin table)
Pin 132 I/O β€” Configurable I/O pin (per MAX 9000 208-pin RQFP pin table)
Pin 133 I/O β€” Configurable I/O pin (per MAX 9000 208-pin RQFP pin table)
Pin 134 I/O β€” Configurable I/O pin (per MAX 9000 208-pin RQFP pin table)
Pin 135 I/O β€” Configurable I/O pin (per MAX 9000 208-pin RQFP pin table)
Pin 136 I/O β€” Configurable I/O pin (per MAX 9000 208-pin RQFP pin table)
Pin 137 I/O β€” Configurable I/O pin (per MAX 9000 208-pin RQFP pin table)
Pin 138 I/O β€” Configurable I/O pin (per MAX 9000 208-pin RQFP pin table)
Pin 139 I/O β€” Configurable I/O pin (per MAX 9000 208-pin RQFP pin table)
Pin 140 I/O β€” Configurable I/O pin (per MAX 9000 208-pin RQFP pin table)
Pin 141 I/O β€” Configurable I/O pin (per MAX 9000 208-pin RQFP pin table)
Pin 142 I/O β€” Configurable I/O pin (per MAX 9000 208-pin RQFP pin table)
Pin 143 I/O β€” Configurable I/O pin (per MAX 9000 208-pin RQFP pin table)
Pin 144 I/O β€” Configurable I/O pin (per MAX 9000 208-pin RQFP pin table)
Pin 145 I/O β€” Configurable I/O pin (per MAX 9000 208-pin RQFP pin table)
Pin 146 I/O β€” Configurable I/O pin (per MAX 9000 208-pin RQFP pin table)
Pin 147 I/O β€” Configurable I/O pin (per MAX 9000 208-pin RQFP pin table)
Pin 148 I/O β€” Configurable I/O pin (per MAX 9000 208-pin RQFP pin table)
Pin 149 I/O β€” Configurable I/O pin (per MAX 9000 208-pin RQFP pin table)
Pin 150 I/O β€” Configurable I/O pin (per MAX 9000 208-pin RQFP pin table)
Pin 151 I/O β€” Configurable I/O pin (per MAX 9000 208-pin RQFP pin table)
Pin 152 I/O β€” Configurable I/O pin (per MAX 9000 208-pin RQFP pin table)
Pin 153 I/O β€” Configurable I/O pin (per MAX 9000 208-pin RQFP pin table)
Pin 154 I/O β€” Configurable I/O pin (per MAX 9000 208-pin RQFP pin table)
Pin 155 I/O β€” Configurable I/O pin (per MAX 9000 208-pin RQFP pin table)
Pin 156 I/O β€” Configurable I/O pin (per MAX 9000 208-pin RQFP pin table)
Pin 157 I/O β€” Configurable I/O pin (per MAX 9000 208-pin RQFP pin table)
Pin 158 I/O β€” Configurable I/O pin (per MAX 9000 208-pin RQFP pin table)
Pin 159 I/O β€” Configurable I/O pin (per MAX 9000 208-pin RQFP pin table)
Pin 160 I/O β€” Configurable I/O pin (per MAX 9000 208-pin RQFP pin table)
Pin 161 I/O β€” Configurable I/O pin (per MAX 9000 208-pin RQFP pin table)
Pin 162 I/O β€” Configurable I/O pin (per MAX 9000 208-pin RQFP pin table)
Pin 163 I/O β€” Configurable I/O pin (per MAX 9000 208-pin RQFP pin table)
Pin 164 I/O β€” Configurable I/O pin (per MAX 9000 208-pin RQFP pin table)
Pin 165 I/O β€” Configurable I/O pin (per MAX 9000 208-pin RQFP pin table)
Pin 166 I/O β€” Configurable I/O pin (per MAX 9000 208-pin RQFP pin table)
Pin 167 I/O β€” Configurable I/O pin (per MAX 9000 208-pin RQFP pin table)
Pin 168 I/O β€” Configurable I/O pin (per MAX 9000 208-pin RQFP pin table)
Pin 169 I/O β€” Configurable I/O pin (per MAX 9000 208-pin RQFP pin table)
Pin 170 I/O β€” Configurable I/O pin (per MAX 9000 208-pin RQFP pin table)
Pin 171 I/O β€” Configurable I/O pin (per MAX 9000 208-pin RQFP pin table)
Pin 172 I/O β€” Configurable I/O pin (per MAX 9000 208-pin RQFP pin table)
Pin 173 I/O β€” Configurable I/O pin (per MAX 9000 208-pin RQFP pin table)
Pin 174 I/O β€” Configurable I/O pin (per MAX 9000 208-pin RQFP pin table)
Pin 175 I/O β€” Configurable I/O pin (per MAX 9000 208-pin RQFP pin table)
Pin 176 I/O β€” Configurable I/O pin (per MAX 9000 208-pin RQFP pin table)
Pin 177 I/O β€” Configurable I/O pin (per MAX 9000 208-pin RQFP pin table)
Pin 178 I/O β€” Configurable I/O pin (per MAX 9000 208-pin RQFP pin table)
Pin 179 I/O β€” Configurable I/O pin (per MAX 9000 208-pin RQFP pin table)
Pin 180 I/O β€” Configurable I/O pin (per MAX 9000 208-pin RQFP pin table)
Pin 181 I/O β€” Configurable I/O pin (per MAX 9000 208-pin RQFP pin table)
Pin 182 I/O β€” Configurable I/O pin (per MAX 9000 208-pin RQFP pin table)
Pin 183 I/O β€” Configurable I/O pin (per MAX 9000 208-pin RQFP pin table)
Pin 184 I/O β€” Configurable I/O pin (per MAX 9000 208-pin RQFP pin table)
Pin 185 I/O β€” Configurable I/O pin (per MAX 9000 208-pin RQFP pin table)
Pin 186 I/O β€” Configurable I/O pin (per MAX 9000 208-pin RQFP pin table)
Pin 187 I/O β€” Configurable I/O pin (per MAX 9000 208-pin RQFP pin table)
Pin 188 I/O β€” Configurable I/O pin (per MAX 9000 208-pin RQFP pin table)
Pin 189 I/O β€” Configurable I/O pin (per MAX 9000 208-pin RQFP pin table)
Pin 190 I/O β€” Configurable I/O pin (per MAX 9000 208-pin RQFP pin table)
Pin 191 I/O β€” Configurable I/O pin (per MAX 9000 208-pin RQFP pin table)
Pin 192 I/O β€” Configurable I/O pin (per MAX 9000 208-pin RQFP pin table)
Pin 193 I/O β€” Configurable I/O pin (per MAX 9000 208-pin RQFP pin table)
Pin 194 I/O β€” Configurable I/O pin (per MAX 9000 208-pin RQFP pin table)
Pin 195 I/O β€” Configurable I/O pin (per MAX 9000 208-pin RQFP pin table)
Pin 196 I/O β€” Configurable I/O pin (per MAX 9000 208-pin RQFP pin table)
Pin 197 I/O β€” Configurable I/O pin (per MAX 9000 208-pin RQFP pin table)
Pin 198 I/O β€” Configurable I/O pin (per MAX 9000 208-pin RQFP pin table)
Pin 199 I/O β€” Configurable I/O pin (per MAX 9000 208-pin RQFP pin table)
Pin 200 I/O β€” Configurable I/O pin (per MAX 9000 208-pin RQFP pin table)
Pin 201 I/O β€” Configurable I/O pin (per MAX 9000 208-pin RQFP pin table)
Pin 202 I/O β€” Configurable I/O pin (per MAX 9000 208-pin RQFP pin table)
Pin 203 I/O β€” Configurable I/O pin (per MAX 9000 208-pin RQFP pin table)
Pin 204 I/O β€” Configurable I/O pin (per MAX 9000 208-pin RQFP pin table)
Pin 205 I/O β€” Configurable I/O pin (per MAX 9000 208-pin RQFP pin table)
Pin 206 I/O β€” Configurable I/O pin (per MAX 9000 208-pin RQFP pin table)
Pin 207 I/O β€” Configurable I/O pin (per MAX 9000 208-pin RQFP pin table)
Pin 208 I/O β€” Configurable I/O pin (per MAX 9000 208-pin RQFP pin table)

Safe Operating Area (SOA) & Thermal Characteristics

Safe Operating Area Chart Default safe operating area chart for EPM9560RC208-20C Drain-to-Source Voltage (Vds) Drain Current (Id)

No official SOA curve available for this digital IC. Always operate within absolute maximum ratings specified in the datasheet. Ensure adequate cooling and derate as needed.

Typical Applications

EPM9560RC208-20C is suitable for 6 applications: Industrial Control Glue Logic, Legacy 5 V Microprocessor Bus Interface, Instrumentation State Machines, Telecom Line Card Logic, Prototyping and Educational Digital Logic, Legacy System Sustainment and Repair.

🏭

Industrial Control Glue Logic

The EPM9560RC208-20C fits industrial control glue logic because its 560 macrocells and 149 configurable I/O lines consolidate address decoding, bus arbitration, and state-machine logic that would otherwise require dozens of discrete 74-series devices. Operating from a 5.0 V rail with 3.3 V or 5 V I/O support, it interfaces directly with legacy 5 V microcontrollers and industrial backplanes without level shifters. The non-volatile EEPROM configuration provides instant-on operation after power-up, so the control logic is valid within microseconds of the 5 V rail stabilizing, unlike SRAM-based FPGAs that require configuration loading. The 20 ns pin-to-pin propagation delay gives deterministic timing for combinational decode paths, and the fixed interconnect array delay simplifies worst-case timing analysis. A trade-off is the commercial 0C to +70C temperature grade, which limits use in high-temperature industrial cabinets without derating or thermal management.

πŸ”§

Legacy 5 V Microprocessor Bus Interface

The EPM9560RC208-20C is well suited to legacy 5 V microprocessor bus interfacing because its 5.0 V supply and 3.3 V/5 V I/O support match the signaling levels of classic 8-bit and 16-bit MPU buses without external level translation. With 149 configurable I/O lines, it can implement address decoding, wait-state generation, chip-select expansion, and DMA handshake logic in a single device, replacing multiple PALs and discrete glue chips. The 20 ns propagation delay supports bus cycles in the 100 MHz range, and the EEPROM configuration retains the bus logic across power cycles, eliminating boot-time configuration. Designers should account for the 208-pin RQFP footprint and the need for a clean 5.0 V rail with decoupling on every VCC pin. The main trade-off versus a modern CPLD is higher static power and the obsolete lifecycle status, which requires last-time-buy planning.

πŸ”§

Instrumentation State Machines

The EPM9560RC208-20C suits instrumentation state machines because its 772 flip-flops and 560 macrocells implement complex multi-state control sequencers for test and measurement equipment without an external configuration memory. The non-volatile EEPROM cell means the instrument boots directly into its operating state, which is important for benchtop equipment that must be ready immediately after power-on. The 100 MHz maximum frequency and 20 ns propagation delay support moderate-speed acquisition sequencing, trigger logic, and front-panel control. With 149 I/O lines, the device can drive display controllers, relay drivers, and ADC/DAC interfaces simultaneously. A practical consideration is that the MAX 9000 family requires the legacy MAX+PLUS II toolchain, so design teams must maintain that software environment. The commercial temperature grade is adequate for laboratory environments but not for harsh field instrumentation.

🌐

Telecom Line Card Logic

The EPM9560RC208-20C can serve telecom line card logic because its 560 macrocells and 149 I/O pins handle protocol framing, timeslot interchange control, and backplane interface glue in a single non-volatile device. The 5.0 V supply and 3.3 V/5 V I/O compatibility match the signaling of legacy telecom backplanes, and the 20 ns propagation delay supports the timing margins of E1/T1 and lower-rate SONET tributary interfaces. Instant-on EEPROM configuration ensures the line card is ready as soon as power is applied, avoiding the configuration-loading delay of SRAM FPGAs. Designers should note the 208-pin RQFP package requires careful thermal and signal-integrity layout for the high pin count. The obsolete lifecycle status means new telecom designs should evaluate modern CPLDs, but the part remains viable for sustaining existing line cards.

πŸ”§

Prototyping and Educational Digital Logic

The EPM9560RC208-20C is useful for prototyping and educational digital logic because its 560 macrocells and 149 I/O lines allow students and engineers to implement complete digital systems, from ALUs to bus controllers, on a single reprogrammable device. The EEPROM configuration can be erased and reprogrammed, supporting iterative laboratory exercises, and the 5.0 V supply is compatible with standard breadboard and development-board power rails. The 20 ns propagation delay and 100 MHz maximum frequency are sufficient for teaching synchronous design, timing analysis, and state-machine concepts. The 208-pin RQFP package requires a proper PCB or adapter, which is a practical barrier for breadboard use. The legacy MAX+PLUS II toolchain is still available for academic use, but new curricula typically favor modern FPGA boards with free toolchains.

πŸ”§

Legacy System Sustainment and Repair

The EPM9560RC208-20C is critical for legacy system sustainment and repair because many industrial, medical, and telecom systems designed in the 1990s use MAX 9000 CPLDs that are now obsolete. Maintaining spare inventory of the EPM9560RC208-20C and its pin-compatible variants allows repair of fielded equipment without full board redesign. The 208-pin RQFP footprint and 560-macrocell density match the original design, so replacement requires no layout change, and the EEPROM configuration can be reprogrammed from the original JEDEC file. The main challenge is sourcing authentic parts with valid date codes, since the MAX 9000 family is no longer in production. Buyers should verify provenance and consider last-time-buy quantities. The commercial temperature grade matches the original commercial-grade systems.

What is the EPM9560RC208-20C?
The EPM9560RC208-20C is a MAX 9000 family EEPROM-based CPLD from Altera with 560 macrocells, 12,000 usable gates, 772 flip-flops, and 149 configurable I/O lines in a 208-pin RQFP package. According to distributor listings, it delivers a 20 ns pin-to-pin propagation delay and operates from a 5.0 V supply with 3.3 V or 5 V I/O support.
What are the key specifications of EPM9560RC208-20C that engineers should know?
The EPM9560RC208-20C offers 560 macrocells, 12,000 usable gates, 772 flip-flops, 149 user I/O pins, a 20 ns propagation delay, and 100 MHz maximum operating frequency in a 208-pin RQFP package. It uses non-volatile EEPROM configuration with 5.0 V in-system programmability via a built-in IEEE Std. 1149.1 JTAG interface, and supports both 3.3 V and 5 V I/O levels.
What is the difference between EPM9560RC208-20C and EPM9560RC208-20?
The EPM9560RC208-20C and EPM9560RC208-20 are the same MAX 9000 device; the trailing C denotes the commercial temperature grade (0C to +70C). Both share the 208-pin RQFP package, 560 macrocells, 20 ns propagation delay, and 5.0 V supply. The non-C suffix part is listed on DigiKey as the base ordering code for the same commercial-grade device.
What is the best drop-in replacement for EPM9560RC208-20C?
The best drop-in replacement is the EPM9560RC208-20, which shares the identical 208-pin RQFP footprint, 560 macrocells, 20 ns propagation delay, and 5.0 V supply. Other MAX 9000 family members such as EPM9560RC208-15C offer the same package and pinout with a faster 15 ns speed grade, but require re-timing of the design. Always verify the MAX+PLUS II fitter report before substituting.
Where to buy EPM9560RC208-20C online?
EPM9560RC208-20C is available through authorized and independent distributors including DigiKey, Octopart-listed suppliers, Jotrin Electronics, and Microchip USA. As of 2026-09-13, the device is a legacy MAX 9000 part and stock is limited to distributor inventory; pricing is quote-based rather than published list price. Buyers should request a formal quote and confirm date codes before ordering.
What is the price of EPM9560RC208-20C?
EPM9560RC208-20C pricing is quote-based as of 2026-09-13 because the MAX 9000 family is a legacy product line with limited distributor inventory. Octopart lists the part across multiple distributors, but no fixed list price is published. Expect pricing to vary significantly with quantity, date code, and package condition; request a formal quote from DigiKey, Jotrin, or Microchip USA for current pricing.
What is the lead time for EPM9560RC208-20C?
Lead time for EPM9560RC208-20C depends on distributor stock rather than factory production, since the MAX 9000 family is a legacy line. As of 2026-09-13, the part is sourced from distributor inventory and broker channels; typical lead times range from in-stock immediate shipment to several weeks for brokered quantities. Confirm availability and date codes with the distributor before committing to a production schedule.
Is EPM9560RC208-20C in stock?
EPM9560RC208-20C stock varies by distributor and is limited because the MAX 9000 family is a legacy product. As of 2026-09-13, Octopart aggregates availability from multiple distributors, and DigiKey lists the related EPM9560RC208-20 ordering code. Because inventory fluctuates, check live stock at DigiKey, Jotrin, and Microchip USA before placing an order.
EPM9560RC208-20C vs EPM9480RC208-20C - which is better for glue logic?
EPM9560RC208-20C is better when you need maximum logic density, offering 560 macrocells and 12,000 usable gates versus 480 macrocells and 10,000 gates in the EPM9480RC208-20C. Both share the 208-pin RQFP package and 20 ns speed grade, so the EPM9480RC208-20C is a lower-cost, lower-density alternative for designs that do not require the full 560 macrocells.
What is the difference between EPM9560RC208-20C and EPM9560RC208-15C?
The difference is speed grade: EPM9560RC208-20C has a 20 ns pin-to-pin propagation delay, while EPM9560RC208-15C is a faster 15 ns grade. Both are MAX 9000 devices with 560 macrocells, 149 I/O pins, and the same 208-pin RQFP package, so they are pin-compatible. The faster grade allows higher system clock rates but may consume slightly more power.
When should I choose EPM9560RC208-20C over EPM9560RC208-15C?
Choose EPM9560RC208-20C when your design's critical path timing closes at 20 ns and you want the lower-cost, lower-power speed grade. Choose EPM9560RC208-15C only if your worst-case timing analysis requires the faster 15 ns propagation delay. Because both parts share the 208-pin RQFP footprint, the decision is purely timing- and cost-driven, not layout-driven.
Is EPM9560RC208-20C suitable for 5 V industrial control applications?
Yes, EPM9560RC208-20C is suitable for 5 V industrial control applications because it operates from a 5.0 V supply with 3.3 V or 5 V I/O support and provides 149 configurable I/O lines. However, the commercial temperature grade is rated 0C to +70C, so industrial ambient temperatures above +70C require an industrial-grade MAX 9000 variant or thermal management.
Where to download EPM9560RC208-20C datasheet PDF?
The EPM9560RC208-20C datasheet is available through the MAX 9000 device family documentation, hosted at DigChip and linked from distributor pages such as DigiKey and Jotrin Electronics. The datasheet covers the MAX 9000 architecture, 5.0 V ISP via IEEE Std. 1149.1 JTAG, macrocell structure, and timing models. Download the family datasheet rather than a part-specific document, since MAX 9000 documentation is organized by family.
Where to find EPM9560RC208-20C pinout?
The EPM9560RC208-20C pinout is documented in the MAX 9000 device family datasheet, which lists the 208-pin RQFP pin assignments including VCC, GND, dedicated inputs, and the 149 configurable I/O pins. Distributor pages such as DigiKey and Jotrin link to the family datasheet. Because the RQFP pinout is package-specific, always confirm the 208-pin RQFP pin table rather than a different package variant.
Hey Google, what can replace EPM9560RC208-20C?
The EPM9560RC208-20 can replace EPM9560RC208-20C directly because it shares the same 208-pin RQFP package, 560 macrocells, and 20 ns speed grade. Within the MAX 9000 family, EPM9560RC208-15C is also pin-compatible but faster at 15 ns. For lower-density designs, EPM9480RC208-20C offers 480 macrocells in the same package. Verify the fitter report before substituting.
What is the best Altera equivalent for EPM9560RC208-20C?
The best Altera equivalent is the EPM9560RC208-20, the base commercial-grade ordering code for the same MAX 9000 device with identical 560-macrocell density, 208-pin RQFP package, and 20 ns propagation delay. Altera also offers the EPM9560RC208-15C faster speed grade and the EPM9480RC208-20C lower-density variant, both in the same 208-pin RQFP footprint.

Engineering reference data for EPM9560RC208-20C β€” comparison, design guidance, and compliance information.

Selection Guide

Choose the EPM9560RC208-20C when you need the maximum logic density of the MAX 9000 family (560 macrocells, 12,000 gates) in a 208-pin RQFP footprint with a 20 ns speed grade and commercial temperature rating. Choose the EPM9560RC208-20 if you want the identical device under the base ordering code, or the EPM9560RC208-15C if your worst-case timing requires the faster 15 ns grade. Choose the EPM9480RC208-20C or EPM9400RC208-20 when 480 or 400 macrocells are sufficient and lower cost is preferred, since both share the same package and pinout. Because the MAX 9000 family is obsolete, all selections should be validated against available distributor stock and the MAX+PLUS II toolchain. For new designs, evaluate a modern CPLD or small FPGA instead.

Comparison with Alternatives

Parameter This Product EPM9560RC208-20 EPM9560RC208-15C EPM9480RC208-20C EPM9400RC208-20
Package 208-pin RQFP 208-pin RQFP - same 208-pin RQFP - same 208-pin RQFP - same 208-pin RQFP - same
Brand Altera Altera Altera Altera Altera
Macrocells 560 560 560 480 400
Usable Gates 12,000 12,000 12,000 10,000 [DATA_NEEDED]
Propagation Delay 20 ns 20 ns 15 ns 20 ns 20 ns
Maximum Frequency 100 MHz 100 MHz 100 MHz 100 MHz 100 MHz
Supply Voltage 5.0 V 5.0 V 5.0 V 5.0 V 5.0 V
Configurable I/O Lines 149 149 149 [DATA_NEEDED] [DATA_NEEDED]
Configuration Memory EEPROM (non-volatile) EEPROM (non-volatile) EEPROM (non-volatile) EEPROM (non-volatile) EEPROM (non-volatile)
Temperature Grade Commercial (0C to +70C) Commercial Commercial Commercial Commercial

Key Differentiators

  • Highest macrocell density in the MAX 9000 family (vs EPM9480RC208-20C)
  • Non-volatile EEPROM configuration with instant-on operation (vs EPM9400RC208-20)
  • 20 ns speed grade balances timing and power (vs EPM9560RC208-15C)
  • 5.0 V operation with 3.3 V/5 V I/O compatibility (vs EPM9560RC208-20)

Design Notes

Decouple every VCC pin of the EPM9560RC208-20C with a 0.1 uF ceramic capacitor placed as close to the pin as possible, plus at least one 10 uF bulk capacitor per power plane. The MAX 9000 family operates from a 5.0 V supply with 3.3 V or 5 V I/O support; because the device is a 5 V CPLD, do not power the core from 3.3 V. Estimated: at 100 MHz with typical toggle rates, dynamic current can reach several hundred milliamps, so verify the 5.0 V regulator can supply the transient current without droop.

The 208-pin RQFP package uses gull-wing terminals on a 0.5 mm pitch, requiring a fine-pitch PCB footprint and careful solder-paste stencil design. Route the JTAG signals (TCK, TMS, TDI, TDO) as short, matched traces to the programming header and keep them away from high-speed I/O to avoid corrupting in-system programming. Provide a solid ground plane under the device and connect all ground pins with thermal-relief vias to manage return currents.

The EPM9560RC208-20C is a legacy MAX 9000 device that requires the MAX+PLUS II development toolchain, which is no longer actively maintained; confirm tool availability before committing to a new design. Because the part is obsolete, plan a last-time-buy and validate date codes and provenance from distributors. Do not assume the 20 ns propagation delay applies to every path: the MAX 9000 programmable interconnect array adds fixed delay, so always run the post-fit timing analysis rather than relying on the headline tPD figure.

Compliance Information

RoHS
Unknown
REACH
Unknown
AEC-Q100
Not Applicable
Lead Free
Unknown
Halogen Free
Unknown
Conflict Minerals
Unknown

No compliance data was present in the verified web data for EPM9560RC208-20C. The MAX 9000 family predates current RoHS/REACH documentation practices; confirm compliance with the distributor or manufacturer before use in regulated markets.

Data verified on: 2026-09-13 β€” data verified and curated by XAIPART's component engineering team

Related Searches

EPM9560RC208-20C EPM9560RC208-20C datasheet Altera EPM9560RC208-20C MAX 9000 CPLD 560 macrocells 208-pin RQFP CPLD EPM9560RC208-20C industrial control glue logic EPM9560RC208-20C vs EPM9560RC208-15C EPM9560RC208-20C drop-in replacement EPM9560RC208-20C buy price what is the propagation delay of EPM9560RC208-20C EPM9560RC208-20C pinout RQFP 5V CPLD obsolete replacement

Related Components & Terms

Altera EPM9560RC208-20C EPM9560RC208-20 EPM9560RC208-15C EPM9480RC208-20C EPM9400RC208-20 CPLD complex programmable logic device EEPROM-based PLD MAX 9000 Multiple Array MatriX architecture macrocell 208-pin RQFP Power Quad Flat Pack surface mount IEEE Std. 1149.1 JTAG in-system programmability propagation delay 5.0 V CPLD glue logic
Quick Quote RFQ
Fill in complete details β€” our sales team will respond within 24 hours
Part Number Manufacturer Package QTY Target Price Extended
Total: $0.00 USD
βœ“
Quote submitted!

We will respond to your email within 24 hours

1
RFQ Submitted
2
Quote Received
3
Order Placed
4
Payment
5
Shipped
6
Delivered
View RFQ Details