EPC8QC100 vs EPC2TC32V Ikinahambing

Detalyadong pagkakahiwalay na pagkakahambing ng EPC8QC100 sa pamamagitan ng Altera at EPC2TC32V sa pamamagitan ng Altera. Ikinahambing ang mga pangunahing paglalarawan, mga tama ng elektriko, paakay, kalagayan ng buhay, presyo, at pagkakaroon upang makita ang pinakamahusay na komponente para sa iyong mga kinakailangang pang disenyo.

Pagsanggunian na paghahambing

Parametro EPC8QC100 EPC2TC32V
Brand Altera Altera
Kategorya Memory ICs Memory ICs
Katayuan ng Lifecycle Obsolete NRND
Uri ng Memory Configuration PROM (Flash-based) In-System Programmable Configuration PROM
Laki ng Memory 8 Mbit 1.6 Mbit
Flash Access Time 90 ns (~10 MHz) —
Configuration Bus Width 16-bit (DQ[]) —
Configuration Bandwidth Up to 160 Mbps —
Decompression Support Yes (Altera proprietary) —
Supported Configuration Modes FPP, PS, AS (FPGA-dependent) —
ISP Interface JTAG (IEEE 1149.1) —
Volte ng Pagbibigay 3.3 V —
Temperature na Operasyon 0C to +70C (Commercial) 0 C to +70 C (commercial)
Packhaging 100-Pin PQFP (20 x 14 mm) 32-pin TQFP (7 mm x 7 mm)
Uri ng Pagpapasok Surface Mount Surface Mount
Compatible FPGA Families Stratix, APEX II, APEX 20K, Mercury, ACEX 1K, FLEX 10K APEX 20K, APEX II, FLEX 10K/10KE, ACEX 1K, Cyclone (original), Stratix (original)
Tindminan RoHS [DATA_NEEDED: RoHS compliance] Compliant
Lead Free [DATA_NEEDED: lead-free status] —
Organisasyon — x8 (configurable serial/parallel output)
Supply Voltage (VCC) — 3.0 V to 3.6 V (3.3 V nominal)
I/O Voltage Tolerance — 5 V tolerant
Interface — Passive Serial (PS), Passive Parallel Async (PPA), Passive Parallel Sync (PPS), JTAG ISP
Programming Method — In-system via JTAG (IEEE 1149.1)
Cascadable — Yes (multiple EPC2s daisy-chain for larger bitstreams)
Level ng MSL — [DATA_NEEDED: MSL level]
Configuration Hand-shake Pins — nCONFIG, nSTATUS, CONF_DONE, DCLK
Lead-Free — Yes

Mga Datasheets at Resources

Tingnan ang Lahat ng mga Produkto Lumikha ng BOM Hilingin ang Kita