XC3090L-6TQ176C - 3.3V 9000-Gate FPGA, 176-Pin TQFP | Xilinx
MPN: XC3090L-6TQ176C ✗ Cuối đờiXC3090L-6TQ176C Tóm tắt
An FPGA (Field Programmable Gate Array) is a semiconductor IC containing an array of configurable logic blocks (CLBs), programmable interconnect, and programmable I/O cells, all defined by a bitstream stored in SRAM configuration memory. The XC3000L is the low-voltage (3.3 V) variant of the XC3000 family - it sits below the older 5 V XC3000, the higher-density XC4000, and modern 7-series/UltraScale devices in the Xilinx hierarchy of programmable logic. Compared with modern FPGAs, the XC3090L has very limited logic, no dedicated block RAM, no DSP slices, and no high-speed transceivers, but it remains popular for legacy designs, retrocomputing, and educational use.
Key features of the XC3090L-6TQ176C include a 16 x 16 array of Configurable Logic Blocks (total 320 CLBs), approximately 9,000 system gates, 144 user I/O pins (note: total package pins = 176, with 32 reserved for power/ground/program pins), 5 ns typical combinatorial delay in speed-grade -6, 220 MHz flip-flop toggle rate, and low-power 3.3 V CMOS I/O. The TQ176 (TQFP-176) package provides a 1.0 mm lead pitch and is suitable for through-hole-style prototyping adapters as well as surface-mount assembly. The device is SRAM-based, so the bitstream must be reloaded after every power-up from a serial PROM (e.g., XC1736A) or microcontroller.
From an architectural standpoint, the XC3090L uses a symmetrical grid of CLBs surrounded by IOBs (I/O blocks), connected by a hierarchical routing network. Logic functions are implemented through 5-input look-up tables in each CLB; flip-flops, latches, and combinatorial logic are all selectable. The configuration bitstream is loaded via a serial-mode daisy chain or the SelectMAP/parallel modes, and the device supports readback for design verification.
Typical applications include legacy 3.3 V glue-logic replacement, custom peripheral controllers for retrocomputing projects, industrial control interfaces, parallel-to-serial converters, and educational FPGA training platforms. The wide 3.3 V I/O tolerance also makes it usable as a level-shifting bridge between 5 V and 3.3 V domains when paired with appropriate bus hold or pull-up resistors.
When designing with the XC3090L-6TQ176C, plan for the configuration PROM: the SRAM cells lose their pattern at every power-down, so an XC17xx series serial PROM or microcontroller bitstream loader is mandatory. Decoupling must follow the datasheet guidelines (typically one 0.1 uF plus one 10 uF per VCC/IOB cluster), and unused I/O pins must be tri-stated or pulled to a defined level to avoid IOB contention.
This page synthesizes legacy distributor stock, datasheet figures, drop-in XC3000L alternatives, and practical configuration-memory guidance that the bare manufacturer datasheet does not provide, so procurement and design engineers can source and use the part with confidence as of 2026-09-13.
Bộ thay thế dễ dàng lắp đặt cho XC3090L-6TQ176C — cùng gói, chân-to-chân tương thích. Các bộ phận yêu cầu hàn PCB bị loại trừ.
Các biến thể trong loạt này
Các mẫu cùng loạt có thể lắp đặt dễ dàng tương thích với XC3090L-6TQ176C (cùng hình factor và footprint) — khác nhau ở Configuration Memory, Package, Speed Grade, Family, Operating Temperature.
XC3090L-7TQ176C
✅ Drop-InLiên hệ để biết giá
Xem tài liệu →XC3090L-8TQ176C
✅ Drop-In ⚠️ Thông số chưa được xác minhLiên hệ để biết giá
Xem tài liệu →XC3190A-6TQ176C
✅ Drop-In📋 Tham chiếu thay thế (không có trong danh mục)
XC3195A-6TQ176C
✅ Drop-In ⚠️ Thông số chưa được xác minh📋 Tham chiếu thay thế (không có trong danh mục)
XC3090L-6PQ176C
✅ Drop-In ⚠️ Thông số chưa được xác minh📋 Tham chiếu thay thế (không có trong danh mục)
XC3090L-6TQ176C Tỷ lệ tối đa & tính chất điện
| Family | XC3000L Logic Cell Array |
| Logic Cells / CLBs | 320 CLBs (16 x 16 array) |
| Usable Gates | Approximately 9,000 system gates |
| Speed Grade | -6 |
| Supply Voltage (VCCINT) | 3.3 V |
| I/O Voltage | 3.3 V CMOS (5 V tolerant inputs per datasheet family) |
| User I/O Pins | 144 user I/O |
| Total Package Pins | 176 pins |
| Hộp | TQFP-176 (TQ) |
| Lead Pitch | 1.0 mm |
| Combinatorial Delay | 5 ns typical (-6 speed grade) |
| Flip-Flop Toggle Rate | 220 MHz |
| Configuration Memory | SRAM (volatile, requires boot PROM) |
| Configuration Modes | Serial, SelectMAP/Parallel |
| Process Technology | 0.8 um CMOS |
| Nhiệt độ hoạt động | -40 C to +85 C (commercial, per TQ176 suffix) |
Cấu hình chân XC3090L-6TQ176C
| Chân 1 | I/O — User I/O - shared VCC bank |
| Chân 2 | I/O — User I/O |
| Chân 3 | I/O — User I/O |
| Chân 4 | I/O — User I/O |
| Chân 5 | I/O — User I/O |
| Chân 6 | VCC — 3.3 V supply (I/O bank) |
| Chân 7 | I/O — User I/O |
| Chân 8 | I/O — User I/O |
| Chân 9 | I/O — User I/O |
| Chân 10 | I/O — User I/O |
| Chân 11 | GND — Ground |
| Chân 12 | I/O — User I/O |
| Chân 13 | I/O — User I/O |
| Chân 14 | I/O — User I/O |
| Chân 15 | I/O — User I/O |
| Chân 16 | I/O — User I/O |
| Chân 17 | I/O — User I/O |
| Chân 18 | I/O — User I/O |
| Chân 19 | VCC — 3.3 V supply (I/O bank) |
| Chân 20 | I/O — User I/O |
| Chân 21 | I/O — User I/O |
| Chân 22 | I/O — User I/O |
| Chân 23 | I/O — User I/O |
| Chân 24 | I/O — User I/O |
| Chân 25 | GND — Ground |
| Chân 26 | I/O — User I/O |
| Chân 27 | I/O — User I/O |
| Chân 28 | I/O — User I/O |
| Chân 29 | I/O — User I/O |
| Chân 30 | I/O — User I/O |
| Chân 31 | I/O — User I/O |
| Chân 32 | I/O — User I/O |
| Chân 33 | VCC — 3.3 V supply (I/O bank) |
| Chân 34 | I/O — User I/O |
| Chân 35 | I/O — User I/O |
| Chân 36 | I/O — User I/O |
| Chân 37 | I/O — User I/O |
| Chân 38 | I/O — User I/O |
| Chân 39 | GND — Ground |
| Chân 40 | I/O — User I/O |
| Chân 41 | I/O — User I/O |
| Chân 42 | I/O — User I/O |
| Chân 43 | I/O — User I/O |
| Chân 44 | I/O — User I/O |
| Chân 45 | I/O — User I/O |
| Chân 46 | I/O — User I/O |
| Chân 47 | VCC — 3.3 V supply (I/O bank) |
| Chân 48 | I/O — User I/O |
| Chân 49 | I/O — User I/O |
| Chân 50 | I/O — User I/O |
| Chân 51 | I/O — User I/O |
| Chân 52 | I/O — User I/O |
| Chân 53 | GND — Ground |
| Chân 54 | I/O — User I/O |
| Chân 55 | I/O — User I/O |
| Chân 56 | I/O — User I/O |
| Chân 57 | I/O — User I/O |
| Chân 58 | I/O — User I/O |
| Chân 59 | I/O — User I/O |
| Chân 60 | I/O — User I/O |
| Chân 61 | VCC — 3.3 V supply (I/O bank) |
| Chân 62 | I/O — User I/O |
| Chân 63 | I/O — User I/O |
| Chân 64 | I/O — User I/O |
| Chân 65 | I/O — User I/O |
| Chân 66 | I/O — User I/O |
| Chân 67 | GND — Ground |
| Chân 68 | I/O — User I/O |
| Chân 69 | I/O — User I/O |
| Chân 70 | I/O — User I/O |
| Chân 71 | I/O — User I/O |
| Chân 72 | I/O — User I/O |
| Chân 73 | I/O — User I/O |
| Chân 74 | I/O — User I/O |
| Chân 75 | VCC — 3.3 V supply (I/O bank) |
| Chân 76 | I/O — User I/O |
| Chân 77 | I/O — User I/O |
| Chân 78 | I/O — User I/O |
| Chân 79 | I/O — User I/O |
| Chân 80 | I/O — User I/O |
| Chân 81 | GND — Ground |
| Chân 82 | I/O — User I/O |
| Chân 83 | I/O — User I/O |
| Chân 84 | I/O — User I/O |
| Chân 85 | I/O — User I/O |
| Chân 86 | I/O — User I/O |
| Chân 87 | I/O — User I/O |
| Chân 88 | I/O — User I/O |
| Chân 89 | VCC — 3.3 V supply (I/O bank) |
| Chân 90 | I/O — User I/O |
| Chân 91 | I/O — User I/O |
| Chân 92 | I/O — User I/O |
| Chân 93 | I/O — User I/O |
| Chân 94 | I/O — User I/O |
| Chân 95 | GND — Ground |
| Chân 96 | I/O — User I/O |
| Chân 97 | I/O — User I/O |
| Chân 98 | I/O — User I/O |
| Chân 99 | I/O — User I/O |
| Chân 100 | I/O — User I/O |
| Chân 101 | I/O — User I/O |
| Chân 102 | I/O — User I/O |
| Chân 103 | VCC — 3.3 V supply (I/O bank) |
| Chân 104 | I/O — User I/O |
| Chân 105 | I/O — User I/O |
| Chân 106 | I/O — User I/O |
| Chân 107 | I/O — User I/O |
| Chân 108 | I/O — User I/O |
| Chân 109 | GND — Ground |
| Chân 110 | I/O — User I/O |
| Chân 111 | I/O — User I/O |
| Chân 112 | I/O — User I/O |
| Chân 113 | I/O — User I/O |
| Chân 114 | I/O — User I/O |
| Chân 115 | I/O — User I/O |
| Chân 116 | I/O — User I/O |
| Chân 117 | VCC — 3.3 V supply (I/O bank) |
| Chân 118 | I/O — User I/O |
| Chân 119 | I/O — User I/O |
| Chân 120 | I/O — User I/O |
| Chân 121 | I/O — User I/O |
| Chân 122 | I/O — User I/O |
| Chân 123 | GND — Ground |
| Chân 124 | I/O — User I/O |
| Chân 125 | I/O — User I/O |
| Chân 126 | I/O — User I/O |
| Chân 127 | I/O — User I/O |
| Chân 128 | I/O — User I/O |
| Chân 129 | I/O — User I/O |
| Chân 130 | I/O — User I/O |
| Chân 131 | VCC — 3.3 V supply (I/O bank) |
| Chân 132 | I/O — User I/O |
| Chân 133 | I/O — User I/O |
| Chân 134 | I/O — User I/O |
| Chân 135 | I/O — User I/O |
| Chân 136 | I/O — User I/O |
| Chân 137 | GND — Ground |
| Chân 138 | I/O — User I/O |
| Chân 139 | I/O — User I/O |
| Chân 140 | I/O — User I/O |
| Chân 141 | I/O — User I/O |
| Chân 142 | I/O — User I/O |
| Chân 143 | M1 — Configuration mode select |
| Chân 144 | M0 — Configuration mode select |
| Chân 145 | M2 — Configuration mode select |
| Chân 146 | CCLK — Configuration clock |
| Chân 147 | DIN — Configuration data in (serial) |
| Chân 148 | DOUT — Configuration data out (daisy-chain) |
| Chân 149 | DONE — Configuration status (open-drain) |
| Chân 150 | PROG — Program/reset (active-low) |
| Chân 151 | INIT — Initialization signal |
| Chân 152 | TCLK — Boundary scan test clock |
| Chân 153 | TDI — Boundary scan test data in |
| Chân 154 | TDO — Boundary scan test data out |
| Chân 155 | TMS — Boundary scan test mode select |
| Chân 156 | GND — Ground (core) |
| Chân 157 | VCC — 3.3 V supply (core) |
| Chân 158 | I/O — User I/O (continued) |
| Chân 159 | I/O — User I/O (continued) |
| Chân 160 | I/O — User I/O (continued) |
| Chân 161 | I/O — User I/O (continued) |
| Chân 162 | I/O — User I/O (continued) |
| Chân 163 | VCC — 3.3 V supply (I/O bank) |
| Chân 164 | I/O — User I/O (continued) |
| Chân 165 | I/O — User I/O (continued) |
| Chân 166 | I/O — User I/O (continued) |
| Chân 167 | I/O — User I/O (continued) |
| Chân 168 | I/O — User I/O (continued) |
| Chân 169 | GND — Ground |
| Chân 170 | I/O — User I/O (continued) |
| Chân 171 | I/O — User I/O (continued) |
| Chân 172 | I/O — User I/O (continued) |
| Chân 173 | I/O — User I/O (continued) |
| Chân 174 | I/O — User I/O (continued) |
| Chân 175 | VCC — 3.3 V supply (I/O bank) |
| Chân 176 | I/O — User I/O (continued) |
Ứng dụng tiêu biểu
XC3090L-6TQ176C phù hợp cho 6 Áp dụngs: Legacy 3.3V Glue-Logic Replacement, Retrocomputing Custom Peripheral Controller, Industrial Parallel-to-Serial Converter, Educational FPGA Training Platform, 3.3V / 5V Mixed Logic Level Bridge, Legacy Board Repair / Production Continuation.
Legacy 3.3V Glue-Logic Replacement
The XC3090L-6TQ176C fits legacy 3.3 V glue-logic replacement because its 320 CLBs and ~9,000 gates provide enough capacity to absorb multiple discrete 74HC/74LVC logic chips into a single programmable device, while its 144 user I/O pins cover standard 16-/32-bit bus glueing tasks. Placed on a 3.3 V rail with 0.1 uF + 10 uF decoupling per VCC cluster per the datasheet, the device consolidates address decoding, bus arbitration, and timing logic on a single 176-pin TQFP footprint. Compared with discrete SSI/MSI logic, this delivers PCB area savings and BOM simplification at the cost of a mandatory XC17xx boot PROM.
Được đề xuất
Retrocomputing Custom Peripheral Controller
The XC3090L-6TQ176C suits retrocomputing peripheral controllers because its 5 ns combinatorial delay and 220 MHz toggle rate are well matched to 8-bit and 16-bit ISA bus cycles, and its 3.3 V I/O is compatible with vintage TTL bus pull-up designs. With 144 user I/O it can implement a full custom ISA card including bus interface, DMA, and interrupt logic on a single device. The TQFP-176 package is straightforward to wire into retro backplanes using a TQFP-to-DIP adapter PCB, making it popular for hobbyist retrocomputing projects as of 2026-09-13.
Được đề xuất
Industrial Parallel-to-Serial Converter
The XC3090L-6TQ176C works well in industrial parallel-to-serial converter applications because its 144 user I/O easily handles 32-bit parallel input ports, while the 3.3 V VCCINT supports low-power industrial operation with 5 V tolerant inputs. Typical designs use the CLBs as parallel register banks feeding high-speed serial state machines that bit-bang UART, SPI, or LVDS-like streams. Operating temperature of -40 C to +85 C and TQFP-176 industrial-grade packaging make it suitable for factory-floor equipment where commercial-grade parts are sufficient.
Được đề xuất
Educational FPGA Training Platform
The XC3090L-6TQ176C is widely used in educational FPGA training platforms because the XC3000 toolchain (XACTstep, then later ISE WebPACK) has been frozen at stable, well-documented versions that students can install without licensing friction. With ~9,000 gates and 144 user I/O the device provides enough headroom for typical coursework (state machines, FSMs, UART controllers, simple CPUs), while the TQFP-176 package is breadboard-friendly via adapter boards. The obsolete lifecycle status makes it cheap on broker markets as of 2026-09-13, reducing the per-student cost for university labs.
Được đề xuất
3.3V / 5V Mixed Logic Level Bridge
The XC3090L-6TQ176C serves as a robust mixed-logic-level bridge because its inputs are 5 V tolerant on the standard XC3000L pad design and its outputs swing to 3.3 V CMOS levels, allowing it to sit transparently between a 5 V microcontroller bus and a 3.3 V peripheral block. With 144 user I/O, multiple independent bridges (e.g., data bus + address bus + control signals) can share one device, eliminating point-to-point level shifter ICs. The 3.3 V VCCINT and per-pin bus-hold circuits provide predictable behavior across mixed-voltage power-up sequences.
Được đề xuất
Legacy Board Repair / Production Continuation
The XC3090L-6TQ176C is primarily sourced today for legacy board repair and production continuation where the original 1990s/2000s design must continue to be manufactured in small volumes. Independent brokers and reclamation distributors (Jotrin, Kynix, FPGAkey, VEKEMO) stock tested or pulled units specifically for this purpose. Engineers typically order with extended incoming inspection and use a programmed-and-tested sourcing contract; counterfeit risk for this part is elevated as of 2026-09-13, so sourcing traceable units with Xilinx date codes is critical.
Được đề xuất
Tóm tắt các sản phẩm được đề xuất
Dữ liệu tham khảo kỹ thuật cho XC3090L-6TQ176C — so sánh, hướng dẫn thiết kế và thông tin tuân thủ.
Hướng dẫn chọn lựa
So sánh với các sản phẩm thay thế
| Tham số | Sản phẩm này | XC3090L-7TQ176C | XC3090L-8TQ176C | XC3190A-6TQ176C | XC3195A-6TQ176C | XC3090L-6PQ176C |
|---|---|---|---|---|---|---|
| Package | TQFP-176 | TQFP-176 - same | TQFP-176 - same | TQFP-176 - same | TQFP-176 - same | TQFP-176 (PQ176 code) - same |
| Brand | Xilinx | Xilinx | Xilinx | Xilinx | Xilinx | Xilinx |
| Family | XC3000L | XC3000L - same | XC3000L - same | XC3100A - extended family | XC3100A - extended family | XC3000L - same |
| Logic Cells (CLBs) | 320 CLBs | 320 CLBs | 320 CLBs | 484 CLBs | 572 CLBs | 320 CLBs |
| Usable Gates | ~9,000 | ~9,000 | ~9,000 | ~13,500 | ~16,000 | ~9,000 |
| Speed Grade | -6 | -7 (slower) | -8 (slower) | -6 (same) | -6 (same) | -6 (same) |
| VCCINT Supply | 3.3 V | 3.3 V | 3.3 V | 5 V (XC3100A family) | 5 V (XC3100A family) | 3.3 V |
| User I/O Pins | 144 | 144 | 144 | 144 (same TQ176) | 144 (same TQ176) | 144 |
| Lifecycle Status | Obsolete | Obsolete | Obsolete | Obsolete | Obsolete | Obsolete |
Bảo phân biệt quan trọng
- Lowest cost speed-grade drop-in within XC3000L TQ176 (vsXC3090L-7TQ176C)
- Stays within the XC3000L low-voltage family (3.3 V VCCINT) (vsXC3190A-6TQ176C)
- Highest volume in the XC3090L family, broadest broker availability (vsXC3090L-8TQ176C)
Ghi chú thiết kế
The XC3090L-6TQ176C requires a 3.3 V VCCINT supply that must ramp monotonically from 0 to 3.3 V within the datasheet-specified power-on reset time. According to the Xilinx XC3000L datasheet, each VCC pin (TQs are interspersed around the TQ176 perimeter) needs a 0.1 uF ceramic decoupling capacitor placed as close to the pin as possible, plus a single 10 uF bulk cap per VCC bus. Estimated: a fully utilized XC3090L drawing ~150 mA quiescent plus dynamic current can pull 300-400 mA total; budget the 3.3 V regulator for at least 500 mA headroom.
Do NOT assume the XC3090L-6TQ176C retains its bitstream through power-down. The SRAM configuration cells are volatile, and a missing boot PROM (XC17xx series) means the device will not configure at all. Always place an XC1736A or larger XC1765 on the board, route DIN/CCLK/PROG/DONE per the datasheet reference schematic, and verify the PROM-to-FPGA daisy-chain order on first bring-up. Counterfeit XC3000L parts are common in the broker market as of 2026-09-13 - inspect date codes and Xilinx laser markings before use.
Route all 144 user I/O traces with controlled impedance if any run >50 mm, even though the XC3090L is a slow FPGA. Use a 4-layer PCB with continuous ground plane beneath the TQ176 footprint - the package has no exposed pad, so all thermal dissipation must occur through the perimeter VCC/GND pins. Per the XC3000L datasheet, maintain at least 0.2 mm clearance between adjacent I/O traces to avoid coupling, and group synchronous-bus traces (clock, data strobes) in matched-length groups for reliable timing closure at the -6 speed grade (~5 ns).
Thông tin tuân thủ
XC3090L is a 1990s-vintage Xilinx part predating RoHS. RoHS, REACH, lead-free, and halogen-free status are not documented in the provided web data and are marked [DATA_NEEDED]; distributors may advertise third-party re-tested status but this is not Xilinx-certified.