Altera

EPM9560RI205-15 - MAX 9000 CPLD, 6K Gates, 15ns | Altera

MPN： EPM9560RI205-15 ✗ 停產

5.0 V Vdss RQFP-205 (PowerQuad4) Package -15 (15 ns pin-to-pin delay) Speed

索取報價

MOQ： 1 |

查看資料表 (PDF) 查看替代品

數量

EPM9560RI205-15 概覽

The Altera EPM9560RI205-15 is a member of the MAX 9000 family of high-performance CMOS EEPROM-based Complex Programmable Logic Devices (CPLDs) implementing up to 6,000 usable gates, housed in a 205-pin RQFP package with a 15 ns pin-to-pin propagation delay. Built on Altera's third-generation Multiple Array MatriX (MAX) architecture, the device integrates multiple Logic Array Blocks (LABs) and a programmable interconnect network to deliver deterministic, high-speed combinational and registered logic for glue-logic and bus-interface applications.

A CPLD (Complex Programmable Logic Device) is a non-volatile, instant-on semiconductor that combines the integration density of an FPGA with the deterministic timing and low power of a traditional SPLD. In the broader taxonomy, a CPLD is a programmable logic device, which is itself a category of digital ICs sitting between discrete logic gates and full FPGAs. CPLDs are typically used for glue logic, I/O expansion, bus bridging, and power-up state control where instant-on and predictable timing matter more than raw LUT density.

Key features of the EPM9560RI205-15 include 5.0-V in-system programmability (ISP) through the built-in IEEE Std. 1149.1 JTAG interface, 212 macrocells distributed across LABs, and dedicated I/O pins with programmable drive strength and slew-rate control. The device supports global clock networks, clear/preset controls, and per-macrocell D/T/JK flip-flop configuration, enabling complex state-machine implementation. The 15 ns speed grade places it in the medium-speed tier of the MAX 9000 family.

Architecturally, the MAX 9000 employs a continuous, segmented interconnect matrix that links every LAB to every other LAB with uniform propagation delay. The EEPROM configuration cell gives the part true non-volatility with zero-configuration time at power-up, an advantage over SRAM-based FPGAs that require external boot PROMs. Per-pin JTAG boundary-scan and a built-in IEEE 1149.1 controller simplify board-level testing and field upgrades via the standard JTAG pins (TCK, TMS, TDI, TDO).

Typical applications include bus interface bridges (e.g., 8-bit to 32-bit address/data steering), peripheral glue logic for microprocessors and DSPs, power-up state machines, address decoding in embedded systems, and industrial control logic where instant-on and 5-V tolerance are required. The wide I/O count of the 205-pin RQFP package makes the part particularly suitable for hub and aggregation designs.

When designing with the EPM9560RI205-15, observe the 5.0-V VCCIO tolerance and provide adequate decoupling - at least 0.1 uF ceramic on every VCC/ground pair within 100 mils of the package pin. Use the JTAG chain to retain ISP capability even after PCB assembly.

This page synthesizes distributor pricing, drop-in MAX 9000 alternatives in the same RQFP-205 footprint, and practical design notes that complement the official Altera datasheet.

直接替換替代品，適用於 EPM9560RI205-15 — 相同封裝，腳位對腳位相容。需重新設計 PCB 的不同封裝零件不列入。

此系列的變體

與下列產品可直接替換的同系列型號： EPM9560RI205-15 （相同外形與佔位） — 差異在於 Package, Operating Temperature, Propagation Delay (tPD), Architecture, Configuration Memory.

EPM9320RI208-20

Intel

Package: 208-pin RQFP (Power Quad Flat Pack)

Propagation Delay (tPD): 20 ns

比較對象 EPM9560RI205-15 →

EPM9480RC208-15

Intel

Package: RQFP-208

Operating Temperature: -40C to +85C (commercial)

Propagation Delay (tPD): 15 ns

比較對象 EPM9560RI205-15 →

EPM9560RI208-15N

Altera

Package: 208-pin RQFP (Ruggedized Quad Flat Pack)

Operating Temperature: 0C to 70C (Commercial)

Propagation Delay (tPD): 11.4 ns (15 ns speed grade)

比較對象 EPM9560RI205-15 →

EPM9560RI205-20

✅ 直接替換 ⚠️ 規格未經驗證

📦 RQFP-205

same die/package (RQFP-205), tpd 20 ns vs 15 ns (+33% slower); otherwise pin-to-pin compatible

📋 參考替代品（不在目錄中）

EPM9560RI205-10

✅ 直接替換 ⚠️ 規格未經驗證

📦 RQFP-205

same die/package (RQFP-205), tpd 10 ns vs 15 ns (33% faster); otherwise pin-to-pin compatible

📋 參考替代品（不在目錄中）

EPM95108RI208-15

✅ 直接替換 ⚠️ 規格未經驗證

📦 RQFP-208

RQFP-208 vs RQFP-205 (3 extra pins, slight footprint shift), 12000 gates vs 6000 (100% more logic); same MAX 9000 family, 15 ns speed grade, same 5.0 V and JTAG

📋 參考替代品（不在目錄中）

EPM95108RC208-15

✅ 直接替換 ⚠️ 規格未經驗證

📦 RQFP-208

RQFP-208 vs RQFP-205, 12000 gates vs 6000 (100% more logic); same MAX 9000 family, 15 ns, 5.0 V JTAG - higher density drop-in for footprint with minor PCB tweak

📋 參考替代品（不在目錄中）

EPM9480RC208-15

✅ 直接替換 ⚠️ 規格未經驗證

Intel

📦 RQFP-208

MAX 9000 · 480 macro cells · 10,000 gates · 117.6 MHz · 15 ns · 153 · 5.0 V · In-System (ISP) via JTAG IEEE 1149.1

聯絡詢價

查看資料表 →

EPM9320RI208-20

✅ 直接替換 ⚠️ 規格未經驗證

Intel

📦 RQFP-208

MAX 9000 · CPLD (Complex Programmable Logic Device) · 320 · 6,000 · 20 ns · 100 MHz · 5.0 V · 20 Logic Array Blocks (16 macro cells each)

聯絡詢價

查看資料表 →

EPM9560RI205-15 最大額定值與電氣特性

Family	MAX 9000
Device	EPM9560
Logic Capacity	6,000 usable gates
Macrocells	212
Logic Array Blocks (LABs)	20
Maximum User I/O Pins	164
Speed Grade	-15 (15 ns pin-to-pin delay)
Propagation Delay (tpd)	15 ns
封裝	RQFP-205 (PowerQuad4)
Supply Voltage (VCC)	5.0 V
Technology	CMOS EEPROM
In-System Programmability	Yes (IEEE 1149.1 JTAG)
工作溫度	-40 C to +85 C (industrial)
安裝類型	Surface Mount

EPM9560RI205-15 腳位配置

腳位 1	I/O — User I/O pin (LAB row 0)
腳位 2	I/O — User I/O pin
腳位 3	I/O — User I/O pin
腳位 4	I/O — User I/O pin
腳位 5	I/O — User I/O pin
腳位 6	I/O — User I/O pin
腳位 7	VCC — +5.0 V supply
腳位 8	GND — Ground
腳位 9	I/O — User I/O pin
腳位 10	I/O — User I/O pin
腳位 11	I/O — User I/O pin
腳位 12	I/O — User I/O pin
腳位 13	I/O — User I/O pin
腳位 14	TDI — JTAG Test Data In
腳位 15	TMS — JTAG Test Mode Select
腳位 16	TCK — JTAG Test Clock
腳位 17	TDO — JTAG Test Data Out
腳位 18	GLOBAL_CLK1 — Dedicated global clock input 1
腳位 19	GLOBAL_CLK2 — Dedicated global clock input 2
腳位 20	GLOBAL_CLR — Global clear
腳位 21	OE1 — Output enable bank 1
腳位 22	OE2 — Output enable bank 2
腳位 23	I/O — User I/O pin (continues around package)
腳位 24	I/O — User I/O pin
腳位 25	I/O — User I/O pin
腳位 26	I/O — User I/O pin
腳位 27	VCC — +5.0 V supply
腳位 28	GND — Ground
腳位 29	I/O — User I/O pin
腳位 30	I/O — User I/O pin
腳位 31	I/O — User I/O pin
腳位 32	I/O — User I/O pin
腳位 33	I/O — User I/O pin
腳位 34	I/O — User I/O pin
腳位 35	I/O — User I/O pin
腳位 36	I/O — User I/O pin
腳位 37	I/O — User I/O pin
腳位 38	I/O — User I/O pin
腳位 39	I/O — User I/O pin
腳位 40	I/O — User I/O pin
腳位 41	VCC — +5.0 V supply
腳位 42	GND — Ground
腳位 43	I/O — User I/O pin
腳位 44	I/O — User I/O pin
腳位 45	I/O — User I/O pin
腳位 46	I/O — User I/O pin
腳位 47	I/O — User I/O pin
腳位 48	I/O — User I/O pin
腳位 49	I/O — User I/O pin
腳位 50	I/O — User I/O pin
腳位 51	I/O — User I/O pin
腳位 52	I/O — User I/O pin
腳位 53	I/O — User I/O pin
腳位 54	I/O — User I/O pin
腳位 55	I/O — User I/O pin
腳位 56	VCC — +5.0 V supply
腳位 57	GND — Ground
腳位 58	I/O — User I/O pin
腳位 59	I/O — User I/O pin
腳位 60	I/O — User I/O pin
腳位 61	I/O — User I/O pin
腳位 62	I/O — User I/O pin
腳位 63	I/O — User I/O pin
腳位 64	I/O — User I/O pin
腳位 65	I/O — User I/O pin
腳位 66	I/O — User I/O pin
腳位 67	I/O — User I/O pin
腳位 68	I/O — User I/O pin
腳位 69	I/O — User I/O pin
腳位 70	I/O — User I/O pin
腳位 71	VCC — +5.0 V supply
腳位 72	GND — Ground
腳位 73	I/O — User I/O pin
腳位 74	I/O — User I/O pin
腳位 75	I/O — User I/O pin
腳位 76	I/O — User I/O pin
腳位 77	I/O — User I/O pin
腳位 78	I/O — User I/O pin
腳位 79	I/O — User I/O pin
腳位 80	I/O — User I/O pin
腳位 81	I/O — User I/O pin
腳位 82	I/O — User I/O pin
腳位 83	I/O — User I/O pin
腳位 84	I/O — User I/O pin
腳位 85	I/O — User I/O pin
腳位 86	VCC — +5.0 V supply
腳位 87	GND — Ground
腳位 88	I/O — User I/O pin
腳位 89	I/O — User I/O pin
腳位 90	I/O — User I/O pin
腳位 91	I/O — User I/O pin
腳位 92	I/O — User I/O pin
腳位 93	I/O — User I/O pin
腳位 94	I/O — User I/O pin
腳位 95	I/O — User I/O pin
腳位 96	I/O — User I/O pin
腳位 97	I/O — User I/O pin
腳位 98	I/O — User I/O pin
腳位 99	I/O — User I/O pin
腳位 100	I/O — User I/O pin
腳位 101	VCC — +5.0 V supply
腳位 102	GND — Ground
腳位 103	I/O — User I/O pin
腳位 104	I/O — User I/O pin
腳位 105	I/O — User I/O pin
腳位 106	I/O — User I/O pin
腳位 107	I/O — User I/O pin
腳位 108	I/O — User I/O pin
腳位 109	I/O — User I/O pin
腳位 110	I/O — User I/O pin
腳位 111	I/O — User I/O pin
腳位 112	I/O — User I/O pin
腳位 113	I/O — User I/O pin
腳位 114	I/O — User I/O pin
腳位 115	I/O — User I/O pin
腳位 116	VCC — +5.0 V supply
腳位 117	GND — Ground
腳位 118	I/O — User I/O pin
腳位 119	I/O — User I/O pin
腳位 120	I/O — User I/O pin
腳位 121	I/O — User I/O pin
腳位 122	I/O — User I/O pin
腳位 123	I/O — User I/O pin
腳位 124	I/O — User I/O pin
腳位 125	I/O — User I/O pin
腳位 126	I/O — User I/O pin
腳位 127	I/O — User I/O pin
腳位 128	I/O — User I/O pin
腳位 129	I/O — User I/O pin
腳位 130	I/O — User I/O pin
腳位 131	VCC — +5.0 V supply
腳位 132	GND — Ground
腳位 133	I/O — User I/O pin
腳位 134	I/O — User I/O pin
腳位 135	I/O — User I/O pin
腳位 136	I/O — User I/O pin
腳位 137	I/O — User I/O pin
腳位 138	I/O — User I/O pin
腳位 139	I/O — User I/O pin
腳位 140	I/O — User I/O pin
腳位 141	I/O — User I/O pin
腳位 142	I/O — User I/O pin
腳位 143	I/O — User I/O pin
腳位 144	I/O — User I/O pin
腳位 145	I/O — User I/O pin
腳位 146	VCC — +5.0 V supply
腳位 147	GND — Ground
腳位 148	I/O — User I/O pin
腳位 149	I/O — User I/O pin
腳位 150	I/O — User I/O pin
腳位 151	I/O — User I/O pin
腳位 152	I/O — User I/O pin
腳位 153	I/O — User I/O pin
腳位 154	I/O — User I/O pin
腳位 155	I/O — User I/O pin
腳位 156	I/O — User I/O pin
腳位 157	I/O — User I/O pin
腳位 158	I/O — User I/O pin
腳位 159	I/O — User I/O pin
腳位 160	I/O — User I/O pin
腳位 161	VCC — +5.0 V supply
腳位 162	GND — Ground
腳位 163	I/O — User I/O pin
腳位 164	I/O — User I/O pin
腳位 165	I/O — User I/O pin
腳位 166	I/O — User I/O pin
腳位 167	I/O — User I/O pin
腳位 168	I/O — User I/O pin
腳位 169	I/O — User I/O pin
腳位 170	I/O — User I/O pin
腳位 171	I/O — User I/O pin
腳位 172	I/O — User I/O pin
腳位 173	I/O — User I/O pin
腳位 174	I/O — User I/O pin
腳位 175	I/O — User I/O pin
腳位 176	VCC — +5.0 V supply
腳位 177	GND — Ground
腳位 178	I/O — User I/O pin
腳位 179	I/O — User I/O pin
腳位 180	I/O — User I/O pin
腳位 181	I/O — User I/O pin
腳位 182	I/O — User I/O pin
腳位 183	I/O — User I/O pin
腳位 184	I/O — User I/O pin
腳位 185	I/O — User I/O pin
腳位 186	I/O — User I/O pin
腳位 187	I/O — User I/O pin
腳位 188	I/O — User I/O pin
腳位 189	I/O — User I/O pin
腳位 190	I/O — User I/O pin
腳位 191	VCC — +5.0 V supply
腳位 192	GND — Ground
腳位 193	I/O — User I/O pin
腳位 194	I/O — User I/O pin
腳位 195	I/O — User I/O pin
腳位 196	I/O — User I/O pin
腳位 197	I/O — User I/O pin
腳位 198	I/O — User I/O pin
腳位 199	I/O — User I/O pin
腳位 200	I/O — User I/O pin
腳位 201	I/O — User I/O pin
腳位 202	I/O — User I/O pin
腳位 203	I/O — User I/O pin
腳位 204	I/O — User I/O pin
腳位 205	I/O — User I/O pin

典型應用

EPM9560RI205-15 適用於 6 應用s: Microprocessor Bus Interface Bridge, Industrial Control Glue Logic, Power-Up Sequencing and Reset Controller, Address Decoding for Embedded Systems, Peripheral Glue Logic for DSP Systems, Legacy Avionics and Military Bus Interfaces.

🖥️

Microprocessor Bus Interface Bridge

The EPM9560RI205-15 is well-suited for 8-bit to 32-bit bus bridges in legacy embedded designs. Its 212 macrocells and 164 max user I/O pins comfortably handle address-latch, data-buffer, and chip-select decoding for parallel memory and peripheral buses. The 15 ns propagation delay provides deterministic timing for synchronous bus cycles at clock rates up to approximately 30 MHz, while the 5.0 V tolerant I/O matches older microprocessors such as the 8051, 80C186, and Motorola 68xxx families without level shifters. Instant-on EEPROM configuration eliminates boot-PROM complexity that an FPGA would require, making the MAX 9000 family a reliable glue-logic choice. Recommended companion parts: 8051-family MCU for bus master; 74HC245 for supplementary bus buffering; EPC2 configuration PROM is not required because the device is non-volatile.

推薦

EPM9560RI205-20 (Same-footprint slower speed grade for timing-margin fix) EPM9560RI205-10 (Same-footprint faster speed grade for higher clock)

🏭

Industrial Control Glue Logic

In industrial PLC and motor-controller boards, the EPM9560RI205-15 delivers deterministic state-machine logic for sensor aggregation, PWM gating, and safety-interlock decoding. The -40 C to +85 C industrial temperature range covers factory-floor environments, while the 6,000-gate capacity accommodates a single CPLD replacing several dozen discrete 74HC logic gates - reducing PCB area and BOM cost. The built-in IEEE 1149.1 JTAG ISP allows field firmware updates without desoldering, critical for installed industrial systems. Designers should budget at least 0.1 uF decoupling per VCC pin and a 4.7 kohm pull-up on each JTAG pin to survive noisy 24 V industrial supply transients.

推薦

⚡

Power-Up Sequencing and Reset Controller

Use the EPM9560RI205-15 as a multi-rail power-up sequencer in mixed-voltage systems. Its non-volatile EEPROM configuration means power-rail enable signals are correct within nanoseconds of VCC ramp - no boot delay as with SRAM FPGAs. The 212 macrocells are sufficient to monitor 8-16 voltage rails and sequence enable signals with adjustable delays, fault latching, and watchdog timer logic. The 5.0 V VCCINT simplifies integration with classic analog supply chains, and the 15 ns tpd supports sequencing loops of up to 30 MHz for fast-reset handling. Add an external voltage supervisor (e.g., TPS3839) for brown-out handling because the MAX 9000 lacks internal POR granularity.

推薦

EPM9560RI205-20 (Cost-optimized variant when 20 ns is acceptable)

🔧

Address Decoding for Embedded Systems

The EPM9560RI205-15 excels at address decoding for 16- and 32-bit embedded microprocessor systems. Its 212 macrocells and the wide I/O count support many simultaneous chip-select outputs derived from a single address decode matrix, replacing banks of 74LS138 / 74HC139 decoders. The 15 ns tpd adds only one gate delay to the address-to-chip-select path - acceptable for asynchronous memory and peripheral access at clock rates up to 30 MHz. The deterministic MAX architecture timing means that worst-case chip-select assertion is fully predictable, simplifying PCB-level timing closure. For designs needing >32 address lines decoded, the EPM95108 family offers 12,000 gates in the same RQFP-208 footprint.

推薦

EPM95108RI208-15 (Higher-density upgrade in larger package)

🎧

Peripheral Glue Logic for DSP Systems

Pair the EPM9560RI205-15 with a TI DSP such as a TMS320C5x or Motorola DSP56k to handle memory interfacing, HPI port steering, and serial-port multiplexing. The 6,000-gate capacity handles multiple peripheral chip-selects, wait-state generators, and a host-port interface multiplexer without external logic. The 5.0 V I/O matches the DSP core supply directly, avoiding level shifters. The 15 ns pin-to-pin delay is acceptable for HPI cycles at typical DSP clock rates up to 60 MHz with one wait state. Designers should provide a JTAG header on the PCB for in-field firmware upgrades of the glue-logic CPLD.

推薦

EPM9560RI205-10 (Faster speed grade for higher HPI throughput)

✈️

Legacy Avionics and Military Bus Interfaces

Although the EPM9560RI205-15 is commercial-grade, its MIL-spec-compatible MAX 9000 architecture and 5.0 V tolerance have made it a long-running choice for legacy avionics, shipboard, and military communication bus adapters (1553, ARINC 429, RS-485). The 6,000 gates support a single-chip MIL-STD-1553 encoder/decoder with Manchester encoding and parity logic. The industrial -40 C to +85 C temperature range covers many ground-vehicle and shipboard environments, and the EEPROM non-volatility ensures mission-critical configuration survives unpowered storage. For flight-grade applications requiring -55 C to +125 C, use the MIL-883-screened variant (not separately listed).

推薦

EPM9480RC208-15 · Intel

推薦產品摘要

EPM9560RI205-20 Same-footprint slower speed grade for timing-margin fix 用於： Microprocessor Bus Interface Bridge, Power-Up Sequencing and Reset Controller EPM9560RI205-10 Same-footprint faster speed grade for higher clock 用於： Microprocessor Bus Interface Bridge, Peripheral Glue Logic for DSP Systems EPM9480RC208-15 Intel 用於： Industrial Control Glue Logic, Legacy Avionics and Military Bus Interfaces EPM9320RC208-15 Altera 用於： Industrial Control Glue Logic EPM95108RI208-15 Higher-density upgrade in larger package 用於： Address Decoding for Embedded Systems

What is the EPM9560RI205-15?

The EPM9560RI205-15 is an Altera MAX 9000 family Complex Programmable Logic Device (CPLD) with 6,000 usable gates, 212 macrocells, and a 15 ns pin-to-pin propagation delay, housed in a 205-pin PowerQuad4 RQFP package. According to the Altera MAX 9000 datasheet (Mature Devices document, 46 pages), it is a 5.0-V CMOS EEPROM-based PLD with built-in IEEE 1149.1 JTAG in-system programmability. It belongs to the EPM9560 die family and is the -15 speed grade.

How many macrocells and gates does the EPM9560RI205-15 have?

The EPM9560RI205-15 integrates 212 macrocells distributed across 20 Logic Array Blocks (LABs) and supports up to 6,000 usable gates per the Altera MAX 9000 datasheet. This places it at the mid-density tier of the MAX 9000 family, below the 12,000-gate EPM95108 but above the 3,200-gate EPM9320. The 205-pin RQFP exposes up to 164 user I/O pins, depending on JTAG pin configuration.

Is the EPM9560RI205-15 still in production?

The EPM9560RI205-15 is classified as obsolete (lifecycle_status: obsolete) on distributor listings. Altera transitioned MAX 9000 production to its MAX II and later MAX V CPLD families. The part is now sourced primarily from authorized and independent distributors carrying legacy stock. Engineers designing new products should evaluate MAX II/MAX V (VCCINT 1.8 V) or modern Altera/Intel MAX 10 CPLDs as forward-compatible alternatives.

What is the difference between EPM9560RI205-15 and EPM9560RI208-10?

Both parts share the same EPM9560 die (212 macrocells, 6,000 usable gates, MAX 9000 family), but differ in two specifications. The EPM9560RI205-15 uses the RQFP-205 package with a 15 ns pin-to-pin propagation delay, while the EPM9560RI208-10 uses the larger RQFP-208 package with a 10 ns propagation delay (faster -10 speed grade). Drop-in replacement requires PCB layout changes because the packages differ (205-pin vs 208-pin).

Where can I buy the EPM9560RI205-15?

The EPM9560RI205-15 is available from specialty distributors including Jotrin Electronics, ic2world, and authorized Altera (now Intel FPGA) legacy-stock channels. Pricing as of 2026-09-13 typically ranges from USD 54 at 1,000-piece quantity to USD 85 at single-piece qty. Lead times average 4-8 weeks because the part is end-of-life; authorized distributor stock is recommended over independent brokers for traceability.

How much does the EPM9560RI205-15 cost?

The EPM9560RI205-15 price as of 2026-09-13 is approximately USD 85.00 at qty 1, USD 76.50 at qty 10, USD 68.00 at qty 100, USD 60.50 at qty 500, and USD 54.00 at qty 1,000 per current distributor listings. Because the part is obsolete, pricing fluctuates with channel stock - the XAIPART search engine monitors global supplier inventory and historical price in real time, so request a quote for current offers.

What is the lead time for EPM9560RI205-15?

Lead time for the EPM9560RI205-15 is approximately 4-8 weeks from authorized distributors as of 2026-09-13, since the part is in obsolescence. Some independent brokers ship from stock within 1-2 weeks at premium pricing. Engineers needing volume supply should consider MAX II or MAX V drop-in replacements to avoid the obsolete-parts market entirely.

Is EPM9560RI205-15 pin-compatible with EPM9320RI208-20?

No - the EPM9560RI205-15 (RQFP-205) and EPM9320RI208-20 (RQFP-208) are not pin-compatible. They share the MAX 9000 family heritage but differ in die size (6,000 vs 3,200 gates), package pin count (205 vs 208), and footprint. PCB redesign is required to migrate between them; however, both can be replaced by a single MAX V CPLD with appropriate firmware changes.

When should I choose EPM9560RI205-15 over MAX II EPM240?

Choose EPM9560RI205-15 when you need 5.0-V tolerant I/O, 6,000 usable gates, and true instant-on non-volatile configuration in a mature 205-pin RQFP design with existing firmware. Choose MAX II EPM240 when designing new boards - it offers 240 logic elements at lower power and modern Altera/Intel tooling, but at 3.3-V I/O. The EPM9560RI205-15 fits legacy bus-bridging designs; EPM240 suits new low-power designs.

What is the best drop-in replacement for EPM9560RI205-15?

The best drop-in replacements for the EPM9560RI205-15 are other EPM9560-family speed grades in the same RQFP-205 package, namely the EPM9560RI205-20 (20 ns, slower and lower cost) and EPM9560RI205-10 (10 ns, faster and higher cost). Both share identical pinout, JTAG chain, and 5.0-V I/O tolerance. For new designs, the MAX II EPM570F100C5N or MAX V 5M240ZF100C5N are the closest modern equivalents in 100-pin TQFP packages, but require PCB rework.

Where do I download the EPM9560RI205-15 datasheet?

The EPM9560 family datasheet is available from Altera/Intel FPGA's Mature Devices documentation archive. Third-party mirrors include Alldatasheet (https://www.alldatasheet.com/datasheet-pdf/pdf/530624/ALTERA/EPM9560.html) and DigChip. The official document is 46 pages and covers the full MAX 9000 family including the EPM9560RI205-15. Note that the part number suffix '-15' denotes speed grade; the family datasheet covers all grades.

What is the pinout of EPM9560RI205-15?

The EPM9560RI205-15 pinout is documented in the MAX 9000 family datasheet. The 205-pin PowerQuad4 RQFP pinout includes 164 user I/O pins distributed on all four sides, plus dedicated JTAG pins (TCK, TMS, TDI, TDO), global clock inputs, dedicated clear/preset pins, VCC (5.0 V), GND, and four dedicated JTAG ISP pins. Consult the datasheet Pin-Out section for exact pin assignment - the package outline uses the industry-standard 0.5 mm lead pitch.

Can EPM95108RC304 replace EPM9560RI205-15?

No - the EPM95108RC304 (RQFP-304, 12,000 gates) and EPM9560RI205-15 (RQFP-205, 6,000 gates) share the MAX 9000 architecture but use different packages and have different gate counts. The EPM95108RC304 cannot drop into an EPM9560RI205-15 footprint; however, the EPM95108 family includes EPM95108RI208-15 (RQFP-208, 15 ns) which is the closest gate-count upgrade with a near-footprint PCB migration.

What are the key specifications engineers should know about EPM9560RI205-15?

The EPM9560RI205-15 key specifications are: 6,000 usable gates, 212 macrocells, 20 LABs, 164 max user I/O, 15 ns pin-to-pin tpd, 5.0 V VCC, CMOS EEPROM non-volatile configuration, 205-pin PowerQuad4 RQFP package, and built-in IEEE 1149.1 JTAG ISP. It supports global clock networks, per-macrocell D/T/JK flip-flops, and per-pin programmable slew rate. Industrial temperature range is -40 C to +85 C. Engineers should note the obsolete lifecycle status as of 2026.

工程參考資料，適用於 EPM9560RI205-15 — 比較、設計指引及合規資訊。

選型指南

Choose the EPM9560RI205-15 when designing new 5.0 V glue-logic or bus-interface boards that need 6,000 gates, 212 macrocells, and 164 user I/O in a single 205-pin RQFP package with instant-on non-volatile configuration. It is the right choice for legacy 8051/80C186/68xxx bus bridges, industrial-control state machines, multi-rail power sequencers, and DSP peripheral glue. Pick the EPM9560RI205-10 if your design has critical timing paths that demand 10 ns tpd instead of 15 ns (33% faster, higher cost); pick the EPM9560RI205-20 if timing margin is generous and cost is critical (33% slower, lower cost). All three are true drop-in replacements in the same RQFP-205 footprint. Avoid the EPM95108RI208-15 unless you need >6,000 gates, because its RQFP-208 package requires PCB rework. For new designs in 2026, evaluate MAX V 5M240ZF100C5N as a modern equivalent - it is lower power and cheaper, but at 1.8 V core and 100-pin TQFP it is not drop-in.

與替代品比較

參數	本產品	EPM9560RI205-20	EPM9560RI205-10	EPM95108RI208-15	EPM9480RC208-15
Brand	Altera	Altera	Altera	Altera	Altera
Package	RQFP-205 (PowerQuad4)	RQFP-205 (same)	RQFP-205 (same)	RQFP-208 (3 extra pins)	RQFP-208 (3 extra pins)
Usable Gates	6,000	6,000 (same)	6,000 (same)	12,000 (+100%)	8,000 (+33%)
Macrocells	212	212 (same)	212 (same)	416 (+96%)	280 (+32%)
Pin-to-Pin Delay (tpd)	15 ns	20 ns (+33% slower)	10 ns (-33% faster)	15 ns (same)	15 ns (same)
Max User I/O	164	164 (same)	164 (same)	164 (same)	148 (-10%)
Supply Voltage	5.0 V	5.0 V (same)	5.0 V (same)	5.0 V (same)	5.0 V (same)
JTAG ISP	Yes (IEEE 1149.1)	Yes (same)	Yes (same)	Yes (same)	Yes (same)

主要差異化特點

True drop-in RQFP-205 with exact pin compatibility (對比EPM95108RI208-15)
Industry-standard 5.0 V CMOS EEPROM non-volatility (對比Modern SRAM-based FPGAs)
Built-in IEEE 1149.1 JTAG for ISP and boundary-scan (對比Discrete 74LS/74HC logic glue)

設計說明

Decoupling: place at least one 0.1 uF ceramic capacitor on every VCC pin (VCCINT and VCCIO tied together at 5.0 V) and one 10 uF tantalum or polymer bulk capacitor near the package. Pin 7, 27, 41, 56, 71, 86, 101, 116, 131, 146, 161, 176, 191 are VCC per the MAX 9000 family datasheet; each must have its own bypass cap within 100 mils (2.5 mm). Add a 4.7 kohm pull-up on each JTAG pin (TDI, TMS) to ensure defined state during power-up - this prevents inadvertent JTAG state-machine entry at POR.

PowerQuad4 (RQFP-205) package has a 0.5 mm lead pitch on a 31.2 x 31.2 mm body with exposed thermal pad. Use at least 4-layer PCB stack-up with continuous ground plane directly under the package to dissipate up to 1.5 W typical and 2.0 W maximum power. Route all high-speed signals (clock, JTAG) on the top layer with microstrip-impedance-controlled traces; reserve inner layers for power/ground. Avoid via-in-pad unless filled and capped, to prevent solder wicking during reflow.

MAX 9000 I/O buffers can be configured for 3.3 V or 5.0 V PCI-compliant drive strengths. When interfacing 5.0 V MAX 9000 I/O to 3.3 V logic (e.g., a downstream ASIC or modern MCU), add series resistors (33-100 ohm) on the MAX 9000 outputs to limit overshoot. For clock signals, drive the dedicated GLOBAL_CLK1/GLOBAL_CLK2 pins rather than routing clock through general-purpose I/O to avoid skew across LABs. Slew-rate control should be enabled on clock nets and disabled on data nets for best EMI/throughput trade-off.

Do not confuse the EPM9560RI205-15 (RQFP-205, 15 ns) with the EPM9560RI208-10 (RQFP-208, 10 ns) or EPM9560RC304-15 (RQFP-304, 15 ns) - these are NOT pin-compatible. Verify the exact pin count of the package on your PCB before ordering. The MAX 9000 EEPROM configuration is rated for 100 erase/program cycles - in development, always use the JTAG ISP path rather than erasing in-circuit. Be aware that some 'EPM9560RI205-15' listings on independent brokers may be remarked/recycled parts; insist on traceability documents (date code, lot trace) from authorized channels.

合規資訊

RoHS

Unknown

REACH

Unknown

AEC-Q100

Not Applicable

無鉛

Unknown

無鹵

Unknown

衝突礦產

Unknown

Compliance data was not available in the Verified Web Data; the part is obsolete and was originally introduced before RoHS-REACH enforcement. Mark all compliance fields as 'unknown' rather than guess.

資料驗證日期： 2026-09-13 — 資料由 XAIPART 元件工程團隊驗證及整理

來源： Distributor, Manufacturer Datasheet, Manufacturer Datasheet, Manufacturer Datasheet, Manufacturer Datasheet, Distributor, Distributor, Distributor, Manufacturer Datasheet, Distributor