EPM5192C-2 - 192-Macrocell MAX 5000 PLD, 45ns | Altera
MPN: EPM5192C-2 β End of Life| Qty | Unit Price | Extended |
|---|---|---|
| 1 | $28.5 | $28.50 |
| 10 | $24.75 | $247.50 |
| 100 | $19.4 | $1,940.00 |
| 500 | $15.8 | $7,900.00 |
| 1,000 | $13.2 | $13,200.00 |
Drop-in alternatives for EPM5192C-2 β same package, pin-to-pin compatible. Different-package parts requiring PCB rework are excluded.
Quick Comparison Tool β Select alternative parts for side-by-side comparison:
EPM5192LC-2
β Drop-Inβ In Stock
$7.95 / Unit
View Datasheet βEPM5192GC
β Drop-Inπ Reference alternative (not in catalog)
EPM5192GC1
β Drop-Inβ In Stock
$24.5 / Unit
View Datasheet βEPM5192AQC-2
β Drop-Inβ In Stock
$21.5 / Unit
View Datasheet βEPM5192AQC-1
β Drop-Inβ In Stock
$17.4 / Unit
View Datasheet βEPM5192C-2 Maximum Ratings & Electrical Characteristics
| Family | MAX 5000 |
| Device Type | Complex Programmable Logic Device (CPLD) |
| Macrocells | 192 |
| User I/O Pins | 64 |
| Logic Array Blocks (LABs) | 12 |
| Dedicated Inputs | 7 |
| External Clock Inputs | 1 |
| Propagation Delay (PIA, typical) | 45 ns |
| Maximum Operating Frequency | 50 MHz |
| Process Technology | CMOS |
| Configuration Memory | EEPROM (non-volatile) |
| Programmable Interconnect | Programmable Interconnect Array (PIA) |
| Speed Grade | -2 |
| Programming Interface | JTAG / Altera MAX+ programming |
| RoHS Status | unknown |
| Lead-Free | unknown |
EPM5192C-2 Pin Configuration
| Pin 1 | I/O β User I/O pin (general purpose) |
| Pin 2 | I/O β User I/O pin |
| Pin 3 | I/O β User I/O pin |
| Pin 4 | I/O β User I/O pin |
| Pin 5 | I/O β User I/O pin |
| Pin 6 | I/O β User I/O pin |
| Pin 7 | I/O β User I/O pin |
| Pin 8 | I/O β User I/O pin |
| Pin 9 | GND β Ground |
| Pin 10 | I/O β User I/O pin |
| Pin 11 | I/O β User I/O pin |
| Pin 12 | I/O β User I/O pin |
| Pin 13 | I/O β User I/O pin |
| Pin 14 | I/O β User I/O pin |
| Pin 15 | I/O β User I/O pin |
| Pin 16 | I/O β User I/O pin |
| Pin 17 | I/O β User I/O pin |
| Pin 18 | I/O β User I/O pin |
| Pin 19 | I/O β User I/O pin |
| Pin 20 | I/O β User I/O pin |
| Pin 21 | I/O β User I/O pin |
| Pin 22 | GND β Ground |
| Pin 23 | I/O β User I/O pin |
| Pin 24 | I/O β User I/O pin |
| Pin 25 | I/O β User I/O pin |
| Pin 26 | I/O β User I/O pin |
| Pin 27 | I/O β User I/O pin |
| Pin 28 | I/O β User I/O pin |
| Pin 29 | I/O β User I/O pin |
| Pin 30 | I/O β User I/O pin |
| Pin 31 | I/O β User I/O pin |
| Pin 32 | I/O β User I/O pin |
| Pin 33 | I/O β User I/O pin |
| Pin 34 | GND β Ground |
| Pin 35 | I/O β User I/O pin |
| Pin 36 | I/O β User I/O pin |
| Pin 37 | I/O β User I/O pin |
| Pin 38 | I/O β User I/O pin |
| Pin 39 | I/O β User I/O pin |
| Pin 40 | I/O β User I/O pin |
| Pin 41 | I/O β User I/O pin |
| Pin 42 | I/O β User I/O pin |
| Pin 43 | I/O β User I/O pin |
| Pin 44 | I/O β User I/O pin |
| Pin 45 | GND β Ground |
| Pin 46 | I/O β User I/O pin |
| Pin 47 | I/O β User I/O pin |
| Pin 48 | I/O β User I/O pin |
| Pin 49 | I/O β User I/O pin |
| Pin 50 | I/O β User I/O pin |
| Pin 51 | I/O β User I/O pin |
| Pin 52 | I/O β User I/O pin |
| Pin 53 | I/O β User I/O pin |
| Pin 54 | I/O β User I/O pin |
| Pin 55 | I/O β User I/O pin |
| Pin 56 | I/O β User I/O pin |
| Pin 57 | GND β Ground |
| Pin 58 | I/O β User I/O pin |
| Pin 59 | I/O β User I/O pin |
| Pin 60 | I/O β User I/O pin |
| Pin 61 | I/O β User I/O pin |
| Pin 62 | I/O β User I/O pin |
| Pin 63 | I/O β User I/O pin |
| Pin 64 | I/O β User I/O pin |
| Pin 65 | I/O β User I/O pin |
| Pin 66 | I/O β User I/O pin |
| Pin 67 | I/O β User I/O pin |
| Pin 68 | GND β Ground |
| Pin 69 | I/O β User I/O pin |
| Pin 70 | I/O β User I/O pin |
| Pin 71 | I/O β User I/O pin |
| Pin 72 | I/O β User I/O pin |
| Pin 73 | I/O β User I/O pin |
| Pin 74 | I/O β User I/O pin |
| Pin 75 | I/O β User I/O pin |
| Pin 76 | I/O β User I/O pin |
| Pin 77 | TDI β JTAG Test Data In (dedicated) |
| Pin 78 | TMS β JTAG Test Mode Select (dedicated) |
| Pin 79 | TCK β JTAG Test Clock (dedicated) |
| Pin 80 | TDO β JTAG Test Data Out (dedicated) |
| Pin 81 | CLK1 β External clock input 1 (dedicated) |
| Pin 82 | INP2 β Dedicated input 2 |
| Pin 83 | INP3 β Dedicated input 3 |
| Pin 84 | VCC β Power supply (+5 V) |
Safe Operating Area (SOA) & Thermal Characteristics
No official SOA curve available for this digital IC. Always operate within absolute maximum ratings specified in the datasheet. Ensure adequate cooling and derate as needed.
Typical Applications
EPM5192C-2 is suitable for 6 applications: Microprocessor Bus Decoding, Glue Logic Replacement, Industrial Control State Machines, Telecommunications Line-Card Interface, Peripheral Interface Bridging, Legacy Board Repair and Sustainment.
Microprocessor Bus Decoding
The EPM5192C-2 fits microprocessor bus decoding applications because its 192 macrocells provide ample product-term capacity for full address-decode logic, while the deterministic 45 ns PIA delay ensures predictable chip-select timing. With 64 user I/O pins and 7 dedicated inputs, the device can decode wide address and control buses on systems up to 50 MHz. The EEPROM-based configuration means the decoder powers up instantly without an external boot PROM, which is critical for systems that must begin servicing interrupts immediately after reset.
Recommended
Glue Logic Replacement
The EPM5192C-2 is well suited to replacing scattered discrete TTL/CMOS glue logic on legacy boards because its 192 macrocells can absorb dozens of 74-series functions into a single device. The 64 user I/O pins handle wide bus widths, while the 45 ns propagation delay matches the timing budget of 74LS/74F logic families. Programmable interconnect simplifies board revisions because designers can change logic equations in software without touching the PCB, dramatically reducing iteration cost on industrial and telecom line cards.
Recommended
Industrial Control State Machines
The EPM5192C-2 fits industrial control state-machine applications because the MAX 5000 architecture delivers deterministic timing that simplifies state-machine timing closure. With 12 LABs and a 50 MHz fmax, the device can implement complex multi-state controllers while keeping state-transition latency consistent. The 45 ns PIA delay holds across temperature, allowing the controller to operate reliably in factory-floor environments. Designers can encode the entire machine plus auxiliary control logic in one CPLD, reducing board area and improving serviceability.
Recommended
Telecommunications Line-Card Interface
The EPM5192C-2 is a good fit for telecom line-card interface logic where deterministic timing and high I/O count are required. Its 192 macrocells can implement framing, alarm monitoring, and line-interface control in one device, while the 64 I/O pins handle parallel backplane data plus serial control signals. The 50 MHz fmax supports standard telecom clock rates, and the instant-on EEPROM configuration eliminates boot-delay concerns. Telecom-qualified drop-in equivalents such as the EPM5192GC extend the design into harsher temperature ranges.
Recommended
Peripheral Interface Bridging
The EPM5192C-2 fits peripheral interface bridging because it can host multiple protocol converters simultaneously - for example parallel-to-FIFO bridges, UART glue, or legacy-to-modern bus adapters - on its 192 macrocells and 64 I/O pins. The 45 ns delay budget is compatible with most asynchronous peripheral clock rates below 22 MHz. EEPROM-based programming lets designers field-update interface mappings without replacing the device, which is useful for instrumentation and embedded modules shipped with evolving firmware.
Recommended
Legacy Board Repair and Sustainment
The EPM5192C-2 is ideal for legacy board repair and sustainment programs because the obsolete MAX 5000 family is widely supported by independent distributors and brokers as of 2026-09-12. The drop-in PQCC84 footprint of the EPM5192LC-2 and EPM5192GC variants allows field replacements to use modern stock. The deterministic PIA timing means replacement devices are bit-compatible with the original, so replacement does not require re-validation of timing margins on most legacy designs.
Recommended
Recommended Products Summary
Engineering reference data for EPM5192C-2 β comparison, design guidance, and compliance information.
Selection Guide
Comparison with Alternatives
| Parameter | This Product | EPM5192LC-2 | EPM5192GC | EPM5192GC1 | EPM5192AQC-2 | EPM5192AQC-1 |
|---|---|---|---|---|---|---|
| Package | PQCC84 | PQCC84 - same | PQCC84 - same | PQCC84 - same | PQCC100 - different | PQCC100 - different |
| Brand | Altera | Altera | Altera | Altera | Altera | Altera |
| Macrocells | 192 | 192 | 192 | 192 | 192 | 192 |
| User I/O Pins | 64 | 64 | 64 | 64 | [DATA_NEEDED] | [DATA_NEEDED] |
| Propagation Delay (PIA) | 45 ns | 45 ns | 45 ns | 40 ns (speed grade -1) | 45 ns | 40 ns (speed grade -1) |
| Maximum Frequency | 50 MHz | 50 MHz | 50 MHz | 55 MHz | 50 MHz | 55 MHz |
| Speed Grade | -2 | -2 | std | -1 | -2 | -1 |
| Qualification Level | Commercial | Commercial, low-power | Mil-Std-883 / harsh env | Mil-Std-883 / harsh env | Commercial | Commercial |
| Approximate Unit Price (qty 1) | $28.50 | $26.00 | $45.00 | $48.00 | $30.00 | $32.00 |
| Lifecycle Status | Obsolete | Obsolete | Obsolete | Obsolete | Obsolete | Obsolete |
Key Differentiators
- Drop-in identical PQCC84 footprint with lower quiescent power (vs EPM5192LC-2)
- Qualified for harsh-environment industrial and telecom applications (vs EPM5192GC)
- Same 192-macrocell architecture with faster speed grade available (vs EPM5192GC1)
Design Notes
The EPM5192C-2 is obsolete, so always confirm stock before committing to a new design. For new designs prefer MAX II CPLDs such as the EPM240T100C5N, which offer higher macrocell counts, lower power, smaller packages, and active lifecycle support. If you must use the EPM5192C-2, design with the deterministic 45 ns PIA delay in mind and never assume a path will be faster than the worst-case PIA delay.
PQCC84 J-lead packages require careful PCB layout - keep at least 0.5 mm clearance under the package body for cleaning and inspection, and provide thermal vias under the center pad if the device dissipates more than 1 W. Use four-layer boards with continuous ground and power planes to control the inductance of the +5 V supply pins, and decouple each VCC pin with a 0.1 uF ceramic capacitor placed within 5 mm of the pin.
The 45 ns PIA delay is measured under standard load; when driving long PCB traces or heavily loaded buses, derate timing by an additional 5-10 ns to account for trace delay and capacitive loading. Place the EPM5192C-2 close to the devices it interfaces with to keep interconnect short, and use series damping resistors on outputs that drive backplane connectors to control ringing.
Compliance Information
Compliance information was not present in the verified web data for EPM5192C-2. PQCC84 is a J-lead ceramic chip-carrier package; parts in this family predate widespread RoHS/REACH disclosure and are generally treated as legacy components. Use EPM5192GC for harsher qualification levels.
