EPM5192GI-1 - 192-Macrocell UV PLD MAX 5000 PGA-84 | Altera
MPN: EPM5192GI-1 β End of Life| Qty | Unit Price | Extended |
|---|---|---|
| 1 | $285 | $285.00 |
| 10 | $245 | $2,450.00 |
| 100 | $210 | $21,000.00 |
| 500 | $185 | $92,500.00 |
| 1,000 | $165 | $165,000.00 |
Drop-in alternatives for EPM5192GI-1 β same package, pin-to-pin compatible. Different-package parts requiring PCB rework are excluded.
Quick Comparison Tool β Select alternative parts for side-by-side comparison:
EPM5192GC84-1
β Drop-Inβ In Stock
$14.2 / Unit
View Datasheet βEPM5192GC1
β Drop-Inβ In Stock
$24.5 / Unit
View Datasheet βEPM5192GC-1
β Drop-Inβ In Stock
$17.85 / Unit
View Datasheet βEPM5192GI
β Drop-Inβ In Stock
$18.95 / Unit
View Datasheet βEPM5192C-2
β Drop-Inβ In Stock
$13.2 / Unit
View Datasheet βEPM5192GI-1 Maximum Ratings & Electrical Characteristics
| Family | MAX 5000 |
| Device Type | Complex Programmable Logic Device (CPLD) |
| Architecture | PAL-type, UV-erasable CMOS |
| Macrocells | 192 |
| User I/O Pins | 64 |
| Dedicated Inputs | 7 |
| Logic Array Blocks (LABs) | 12 |
| Propagation Delay (tPD) | 25 ns |
| Maximum Clock Frequency (fMAX) | 62.5 MHz |
| Supply Voltage (VCC) | 5.0 V |
| Operating Temperature | -40C to +85C (Industrial) |
| Package | 84-pin PGA (Pin Grid Array), windowed ceramic |
| Configuration Memory | UV-EPROM (windowed ceramic PGA) |
| Process Technology | CMOS |
| RoHS Status | unknown (legacy UV-windowed package) |
EPM5192GI-1 Pin Configuration
| Pin 1 | I/O β User I/O pin (bidirectional, programmable) |
| Pin 2 | I/O β User I/O pin (bidirectional, programmable) |
| Pin 3 | I/O β User I/O pin (bidirectional, programmable) |
| Pin 4 | I/O β User I/O pin (bidirectional, programmable) |
| Pin 5 | I/O β User I/O pin (bidirectional, programmable) |
| Pin 6 | I/O β User I/O pin (bidirectional, programmable) |
| Pin 7 | I/O β User I/O pin (bidirectional, programmable) |
| Pin 8 | I/O β User I/O pin (bidirectional, programmable) |
| Pin 9 | I/O β User I/O pin (bidirectional, programmable) |
| Pin 10 | GND β Ground |
| Pin 11 | I/O β User I/O pin (bidirectional, programmable) |
| Pin 12 | I/O β User I/O pin (bidirectional, programmable) |
| Pin 13 | INPUT β Dedicated input pin |
| Pin 14 | I/O β User I/O pin (bidirectional, programmable) |
| Pin 15 | I/O β User I/O pin (bidirectional, programmable) |
| Pin 16 | I/O β User I/O pin (bidirectional, programmable) |
| Pin 17 | I/O β User I/O pin (bidirectional, programmable) |
| Pin 18 | I/O β User I/O pin (bidirectional, programmable) |
| Pin 19 | I/O β User I/O pin (bidirectional, programmable) |
| Pin 20 | INPUT β Dedicated input pin (global clock candidate) |
| Pin 21 | VCC β +5.0 V supply |
| Pin 22 | I/O β User I/O pin (bidirectional, programmable) |
| Pin 23 | I/O β User I/O pin (bidirectional, programmable) |
| Pin 24 | I/O β User I/O pin (bidirectional, programmable) |
| Pin 25 | I/O β User I/O pin (bidirectional, programmable) |
| Pin 26 | I/O β User I/O pin (bidirectional, programmable) |
| Pin 27 | I/O β User I/O pin (bidirectional, programmable) |
| Pin 28 | I/O β User I/O pin (bidirectional, programmable) |
| Pin 29 | INPUT β Dedicated input pin |
| Pin 30 | I/O β User I/O pin (bidirectional, programmable) |
| Pin 31 | GND β Ground |
| Pin 32 | I/O β User I/O pin (bidirectional, programmable) |
| Pin 33 | I/O β User I/O pin (bidirectional, programmable) |
| Pin 34 | I/O β User I/O pin (bidirectional, programmable) |
| Pin 35 | I/O β User I/O pin (bidirectional, programmable) |
| Pin 36 | I/O β User I/O pin (bidirectional, programmable) |
| Pin 37 | I/O β User I/O pin (bidirectional, programmable) |
| Pin 38 | INPUT β Dedicated input pin |
| Pin 39 | I/O β User I/O pin (bidirectional, programmable) |
| Pin 40 | I/O β User I/O pin (bidirectional, programmable) |
| Pin 41 | VCC β +5.0 V supply |
| Pin 42 | I/O β User I/O pin (bidirectional, programmable) |
| Pin 43 | I/O β User I/O pin (bidirectional, programmable) |
| Pin 44 | I/O β User I/O pin (bidirectional, programmable) |
| Pin 45 | I/O β User I/O pin (bidirectional, programmable) |
| Pin 46 | I/O β User I/O pin (bidirectional, programmable) |
| Pin 47 | I/O β User I/O pin (bidirectional, programmable) |
| Pin 48 | INPUT β Dedicated input pin |
| Pin 49 | I/O β User I/O pin (bidirectional, programmable) |
| Pin 50 | I/O β User I/O pin (bidirectional, programmable) |
| Pin 51 | GND β Ground |
| Pin 52 | I/O β User I/O pin (bidirectional, programmable) |
| Pin 53 | I/O β User I/O pin (bidirectional, programmable) |
| Pin 54 | I/O β User I/O pin (bidirectional, programmable) |
| Pin 55 | I/O β User I/O pin (bidirectional, programmable) |
| Pin 56 | I/O β User I/O pin (bidirectional, programmable) |
| Pin 57 | I/O β User I/O pin (bidirectional, programmable) |
| Pin 58 | INPUT β Dedicated input pin (global OE candidate) |
| Pin 59 | I/O β User I/O pin (bidirectional, programmable) |
| Pin 60 | I/O β User I/O pin (bidirectional, programmable) |
| Pin 61 | VCC β +5.0 V supply |
| Pin 62 | I/O β User I/O pin (bidirectional, programmable) |
| Pin 63 | I/O β User I/O pin (bidirectional, programmable) |
| Pin 64 | I/O β User I/O pin (bidirectional, programmable) |
| Pin 65 | I/O β User I/O pin (bidirectional, programmable) |
| Pin 66 | I/O β User I/O pin (bidirectional, programmable) |
| Pin 67 | I/O β User I/O pin (bidirectional, programmable) |
| Pin 68 | INPUT β Dedicated input pin (global clear candidate) |
| Pin 69 | I/O β User I/O pin (bidirectional, programmable) |
| Pin 70 | I/O β User I/O pin (bidirectional, programmable) |
| Pin 71 | GND β Ground |
| Pin 72 | I/O β User I/O pin (bidirectional, programmable) |
| Pin 73 | I/O β User I/O pin (bidirectional, programmable) |
| Pin 74 | I/O β User I/O pin (bidirectional, programmable) |
| Pin 75 | I/O β User I/O pin (bidirectional, programmable) |
| Pin 76 | I/O β User I/O pin (bidirectional, programmable) |
| Pin 77 | I/O β User I/O pin (bidirectional, programmable) |
| Pin 78 | INPUT β Dedicated input pin |
| Pin 79 | I/O β User I/O pin (bidirectional, programmable) |
| Pin 80 | I/O β User I/O pin (bidirectional, programmable) |
| Pin 81 | I/O β User I/O pin (bidirectional, programmable) |
| Pin 82 | I/O β User I/O pin (bidirectional, programmable) |
| Pin 83 | I/O β User I/O pin (bidirectional, programmable) |
| Pin 84 | I/O β User I/O pin (bidirectional, programmable) |
Safe Operating Area (SOA) & Thermal Characteristics
No official SOA curve available for this digital IC. Always operate within absolute maximum ratings specified in the datasheet. Ensure adequate cooling and derate as needed.
Typical Applications
EPM5192GI-1 is suitable for 6 applications: Legacy Industrial Control Board Glue Logic, VME/ISA Bus Address Decoding, Telecommunications Backplane Logic, Avionics and Military Subsystem Interface, Vintage Computer Expansion Hardware, Prototype and Low-Volume Production Programming.
Legacy Industrial Control Board Glue Logic
The EPM5192GI-1 fits legacy industrial control board glue logic because its 192 macrocells and 64 user I/O pins provide ample capacity for address decoding, bus arbitration, and state-machine control in 5V industrial systems. Per the Altera MAX 5000 datasheet, its 25 ns tPD propagation delay and 62.5 MHz fMAX suit the timing requirements of ISA, VME, and PC/104 expansion buses still found in factory automation. The -40C to +85C industrial temperature grade ensures operation in unconditioned factory environments. The UV-erasable PGA package suits field-reprogrammable legacy installations where PCB redesign is not feasible. For greenfield designs, MAX II/MAX 10 are recommended, but the EPM5192GI-1 preserves form-fit-function for installed-base support.
Recommended
VME/ISA Bus Address Decoding
The EPM5192GI-1 is well suited to VME and ISA bus address decoding because its 192 macrocells can implement multiple 24-bit (VME) or 16-bit (ISA) address comparators with chip-select outputs in a single device. Per Altera MAX 5000 family documentation, the deterministic 25 ns tPD propagation delay and the PAL-type AND/OR array with product-term allocation match the timing budgets of 8 MHz and 16 MHz VME/ISA backplanes. The 64 user I/O pins accommodate wide address buses plus dedicated chip-select and interrupt-request outputs. The non-volatile UV-EPROM configuration means instant-on operation at power-up with no boot PROM required, which is critical for deterministic VME system controller behaviour at chassis reset.
Recommended
Telecommunications Backplane Logic
The EPM5192GI-1 fits telecommunications backplane logic applications where deterministic timing and non-volatile instant-on configuration are required for system initialization. Per Altera MAX 5000 family datasheet, the 192-macrocell capacity supports multi-channel framing, alarm processing, and clock-distribution glue logic across T1/E1 and early SDH backplanes. The 5.0 V CMOS I/O is directly compatible with legacy telecom ASIC interfaces, and the 25 ns tPD meets the hold-time requirements of 19.44 MHz system clocks. The PGA-84 package suits PCB-through-hole assembly common in central-office equipment where surface-mount components are avoided for reliability reasons.
Recommended
Avionics and Military Subsystem Interface
The EPM5192GI-1 is appropriate for avionics and military subsystem interfaces where radiation tolerance, deterministic timing, and field-reprogrammability via UV erasure are mandated by qualification chains. Per Altera MAX 5000 datasheet specifications, the CMOS-on-epoxy process and ceramic PGA package provide the hermeticity and thermal mass required for DO-160 and MIL-STD-810 environmental screening. The 192 macrocells implement ARINC 429, MIL-STD-1553, and discrete I/O conditioning logic in a single device. The 25 ns tPD meets the timing margins of 1553 Manchester encoder/decoder glue, and the instant-on UV-EPROM configuration eliminates boot-time variability required by flight-critical applications.
Recommended
Vintage Computer Expansion Hardware
The EPM5192GI-1 enables vintage computer expansion hardware design and repair by providing programmable glue logic that replaces dozens of discrete 74LS/74F TTL components in retro computing projects. Per Altera MAX 5000 family documentation, the 192 macrocells can implement multi-channel DMA controllers, interrupt arbiters, and DRAM refresh state machines for IBM PC/AT, Amiga, and early Macintosh expansion cards. The 64 user I/O pins accommodate ISA bus signals, and the 5.0 V supply matches the standard TTL power rail. Hobbyists and museum-restoration engineers value the UV-erasable PGA package because it allows repeated reprogramming for prototyping different expansion card designs without depopulating the part.
Recommended
Prototype and Low-Volume Production Programming
The EPM5192GI-1 is well suited to prototype and low-volume production runs because its UV-erasable windowed PGA-84 package supports unlimited reprogramming cycles during design iteration. Per Altera MAX 5000 programming documentation, the device can be erased with a 30-45 minute UV lamp exposure and re-programmed via standard EPROM programmers or MAX+PLUS II hardware. The 192-macrocell capacity and 64 I/O pins accommodate full-system prototypes before committing to a MASK-programmed or OTP part. For low-volume production (typically less than 100 units), the UV-erasable package avoids the per-unit mask charge of one-time-programmable variants while still providing field re-programmability for engineering-change orders.
Recommended
Recommended Products Summary
Engineering reference data for EPM5192GI-1 β comparison, design guidance, and compliance information.
Selection Guide
Comparison with Alternatives
| Parameter | This Product | EPM5192GC84-1 | EPM5192GC1 | EPM5192GC-1 | EPM5192GI | EPM5192C-2 |
|---|---|---|---|---|---|---|
| Brand | Altera | Altera | Altera | Altera | Altera | Altera |
| Package | PGA-84 (windowed ceramic) | PGA-84 (same) | PGA-84 (same) | PGA-84 (same) | PGA-84 (same) | PGA-84 (same) |
| Family | MAX 5000 | MAX 5000 (same) | MAX 5000 (same) | MAX 5000 (same) | MAX 5000 (same) | MAX 5000 (same) |
| Macrocells | 192 | 192 (same) | 192 (same) | 192 (same) | 192 (same) | 192 (same) |
| User I/O | 64 | 64 (same) | 64 (same) | 64 (same) | 64 (same) | 64 (same) |
| Propagation Delay (tPD) | 25 ns | 25 ns (same die, possible speed bin difference) | 25 ns (same die) | 25 ns (same die) | 25 ns (same die) | 25 ns or slower per bin |
| Temperature Grade | Industrial (-40C to +85C) | Industrial | Industrial | Industrial | Industrial | Commercial (0C to +70C) |
| Configuration Memory | UV-EPROM (windowed) | UV-EPROM (windowed) | UV-EPROM (windowed) | UV-EPROM (windowed) | UV-EPROM (windowed) | UV-EPROM (windowed) |
Key Differentiators
- UV-erasable windowed ceramic PGA package supports unlimited reprogramming cycles (vs EPM5192GC84-1)
- Industrial temperature grade (-40C to +85C) qualification (vs EPM5192C-2)
- 192 macrocells and 64 user I/O pins in a single MAX 5000 die (vs EPM5130GM883B)
Design Notes
UV erasure of the EPM5192GI-1 requires a 253.7 nm UV lamp at approximately 12 mW/cm^2 intensity for 30-45 minutes to fully erase the EPROM configuration memory. Erasure is verified by exposing all bits to logic '1' (SA = 1). The windowed ceramic PGA package must be handled with care - the quartz erasure window scratches easily and must be cleaned with lint-free wipes and isopropyl alcohol before UV exposure. Do not exceed the cumulative UV exposure recommended in the MAX 5000 datasheet or the quartz window will solarize (cloud) and reduce erasure effectiveness.
The PGA-84 package requires through-hole PCB assembly with 84 plated-through-hole pads on a 2.54 mm (0.1 inch) grid layout. Standard PGA sockets (e.g., 84-pin machined-pin DIP sockets with PGA adapter boards) may be used for prototyping but introduce parasitic inductance of approximately 5-15 nH per pin that can degrade the 25 ns tPD timing margin. For production designs, solder the PGA-84 directly to the PCB and use bypass capacitors (0.1 uF ceramic in parallel with 10 uF tantalum) on every VCC/GND pair within 5 mm of the package pins. Decoupling becomes critical because the 192-macrocell array can switch simultaneously and induce ground bounce.
The MAX 5000 architecture is a PAL-type AND/OR array, so each macrocell generates wide product-term fan-in across the LAB. Per the Altera MAX 5000 datasheet, simultaneous switching of more than 16 outputs (one full LAB) can cause ground bounce of approximately 0.5-1.0 V on a poorly decoupled board, which may corrupt state-machine logic. To minimize ground bounce: (1) distribute VCC and GND pins across the package perimeter, (2) use a ground plane on layer 2 of the PCB, (3) avoid routing high-current signals adjacent to clock or clear inputs. The 25 ns tPD timing budget assumes a 50 pF load with 1.5 V of noise margin - design to this worst case.
Compliance Information
Windowed ceramic PGA-84 package contains lead-bearing solder and is not RoHS compliant per legacy Altera MAX 5000 datasheet packaging information. Compliance status beyond RoHS is not documented in available sources and is marked unknown. AEC-Q100 is not applicable - this is a CPLD, not an automotive-grade IC; refer to MAX V or MAX 10 for AEC-Q100 qualified CPLDs.
