TPS536C9RSLR - Dual-Channel 12-Phase D-CAP+ Controller | TI
MPN: TPS536C9RSLR ✓ Active| Qty | Unit Price | Extended |
|---|---|---|
| 1 | $6.85 | $6.85 |
| 10 | $6.2 | $62.00 |
| 100 | $5.35 | $535.00 |
| 500 | $4.6 | $2,300.00 |
| 1,000 | $4.1 | $4,100.00 |
Drop-in alternatives for TPS536C9RSLR — same package, pin-to-pin compatible. Different-package parts requiring PCB rework are excluded.
Quick Comparison Tool — Select alternative parts for side-by-side comparison:
TPS53622RSBT
⚡ Same Package✓ In Stock
$3.96 / Unit
View Datasheet →TPS53679RSBR
⚡ Same Package📋 Reference alternative (not in catalog)
TPS53681RSBR
⚡ Same Package📋 Reference alternative (not in catalog)
TPS53624
⚡ Same Package✓ In Stock
$1.86 / Unit
View Datasheet →TPS536C9RSLR Maximum Ratings & Electrical Characteristics
| Topology | Step-down multiphase buck controller |
| Control Architecture | D-CAP+ with USR and OSR |
| Number of Channels | 2 |
| Total Phase Count | Up to 12 (N + M <= 12) |
| Interfaces | PMBus, Intel VR14 SVID |
| Target Application Standard | Intel VR14 |
| Non-Volatile Memory | Yes (integrated NVM) |
| Power Stage Compatibility | TI NexFET power stages |
| Package | 48-VQFN (RSL), 6x6 mm |
| Operating Temperature | -40C to +125C |
| Mounting Type | Surface Mount |
| Current Sharing | Multiphase current balance |
| Remote Sensing | Differential remote voltage sense |
| Transient Features | Undershoot reduction (USR), overshoot reduction (OSR) |
| Application | Intel VR14 CPU voltage regulator |
| RoHS Status | Compliant |
TPS536C9RSLR 48-vqfn (rsl), 6x6 mm Pin Configuration Guide
Complete pinout information for TPS536C9RSLR (48-vqfn (rsl), 6x6 mm package). This power device features gate, drain, and source terminals. For non-polarized packages, refer to the manufacturer datasheet for exact pin 1 orientation and footprint details. Common applications include power supply design, motor driving, and load switching.
No detailed pinout data available for TPS536C9RSLR.
Refer to the datasheet for full pin configuration.
Safe Operating Area (SOA) & Thermal Characteristics
No official SOA curve available for this component. Always operate within absolute maximum ratings specified in the datasheet. Ensure adequate cooling and derate as needed.
Typical Applications
TPS536C9RSLR is suitable for 6 applications: Intel Server CPU Core Power (VR14), AI Accelerator and GPU Power, Datacenter Storage and Networking Processor Rails, High-Performance FPGA and ASIC Point-of-Load, Test and Measurement Instrument Power, Industrial Edge Computing Servers.
Intel Server CPU Core Power (VR14)
The TPS536C9RSLR is purpose-built for Intel VR14 server CPU core voltage regulation. Its VR14 SVID interface communicates directly with the processor for dynamic voltage and frequency scaling, while the N + M <= 12 phase allocation covers multi-core VCORE demands with fast transient response. The D-CAP+ architecture with USR and OSR limits excursions during heavy load steps, allowing lower output capacitance and reduced BOM cost per server board.
Recommended
AI Accelerator and GPU Power
AI training and inference cards require hundreds of amps delivered to processor cores with tight regulation. The TPS536C9RSLR supports up to 12 interleaved phases across two channels, distributing heat across NexFET power stages and reducing ripple per phase. PMBus telemetry allows the host to monitor voltage, current, and temperature in real time, which is valuable for fleet-level health management in datacenter GPU deployments.
Recommended
Datacenter Storage and Networking Processor Rails
Network processors and storage controllers in servers need dual high-current rails with sequencing and monitoring. The TPS536C9RSLR provides two independently configurable channels with NVM-programmed startup sequencing and PMBus control, letting one controller manage both rails and reduce controller count. Its -40C to +125C rating covers the elevated ambient temperatures found in dense switch and storage chassis.
Recommended
High-Performance FPGA and ASIC Point-of-Load
FPGAs and ASICs often require a large-core rail plus a secondary rail, exactly matching the TPS536C9RSLR dual-channel structure. Differential remote sensing compensates for PCB voltage drop at high current, and the digital loop allows engineers to tune transient response in firmware when load profiles change late in a project. Compatibility with TI NexFET power stages shortens the design cycle for custom accelerator boards.
Recommended
Test and Measurement Instrument Power
High-end instrumentation processors share the same VR14-style core power requirements as servers. The TPS536C9RSLR offers deterministic transient behavior via USR/OSR control, which helps maintain stable core voltage during sharp computational load bursts in real-time signal processing. PMBus telemetry also enables instrument self-diagnostics, reporting rail health to the system controller for predictive maintenance.
Recommended
Industrial Edge Computing Servers
Edge servers deployed in factories run the same Intel processors as datacenter units but face wider ambient temperatures. The TPS536C9RSLR industrial rating of -40C to +125C, RoHS-compliant VQFN-48 package, and PMBus configurability make it suitable for ruggedized edge compute nodes. NVM-based configuration survives power cycles without host intervention, simplifying deployments in unattended environments.
Recommended
Recommended Products Summary
Engineering reference data for TPS536C9RSLR — comparison, design guidance, and compliance information.
Selection Guide
Comparison with Alternatives
| Parameter | This Product | TPS53622RSBT | TPS53679RSBR | NCP81174 |
|---|---|---|---|---|
| Package | 48-VQFN (RSL) 6x6 mm | 48-VQFN (RSB) 6x6 mm | 48-VQFN 6x6 mm | [DATA_NEEDED] |
| Brand | Texas Instruments | Texas Instruments | Texas Instruments | onsemi |
| Channels | 2 | 2 | 2 | [DATA_NEEDED] |
| Total Phases | Up to 12 (N + M <= 12) | [DATA_NEEDED] | [DATA_NEEDED] | [DATA_NEEDED] |
| VR Interface | Intel VR14 SVID | Legacy VR (VR13-era) | VR13/VR13.HC | VR14-class |
| PMBus | Yes | Yes | Yes | [DATA_NEEDED] |
| NVM | Yes (integrated) | [DATA_NEEDED] | [DATA_NEEDED] | [DATA_NEEDED] |
| Operating Temperature | -40C to +125C | -40C to +125C | -40C to +125C | [DATA_NEEDED] |
Key Differentiators
- Intel VR14 SVID compliance (vs TPS53622RSBT)
- USR/OSR transient reduction (vs TPS53679RSBR)
- Integrated NVM configuration (vs NCP81174)
Design Notes
Follow TI datasheet layout guidelines for the VOSNS differential remote sense pair, per-phase current-sense (CS) routing, and SW node routing to the NexFET power stages. Route remote sense lines as a Kelvin pair away from switching nodes to avoid offset errors; at high current, even a few milliohms of PCB trace causes significant load-line error. Place the controller centrally among power stages to equalize phase signal routing lengths.
Configure phase assignment (N + M <= 12) via NVM before power-up testing. Balance per-phase current by matching power stage RDS(on) sense paths and inductor DCR tolerance; mismatched phases cause thermal hotspots and reduced transient performance. Use the USR/OSR features to trade output capacitance against transient undershoot rather than over-provisioning bulk caps.
The TPS536C9 must match the processor VR interface version: it is VR14 SVID compliant and is not backward compatible with VR13 SVID protocols. Verify the target CPU VR specification before layout. Also remember NVM programming via TI Fusion Digital Power Designer is a required production step; an unprogrammed controller will not boot with your intended rail configuration.
Compliance Information
RoHS-compliant per TI product listing. This is a server/industrial grade controller; AEC-Q100 automotive qualification is not claimed in the provided data.
