Intel

EPM7128SQC160-15N - 128-Macro 15ns CPLD MAX 7000 | Intel / Altera

N.º da peça: EPM7128SQC160-15N ✗ Fim de vida
Em estoque Enviado em 1 a 3 dias úteis
5 V Vdss 160-pin PQFP / BQFP (Plastic Quad Flat Pack) Package 76.9 MHz Speed
A partir de $23 USD / unidade
MOQ: 1 |
Preço atualizado: 2026-09-12
Preços por volume
Qtd. Preço unitário Total
1 $44.11 $44,11
10 $39.7 $397,00
100 $33.1 $3.310,00
500 $27.6 $13.800,00
1.000 $23 $23.000,00
ℹ️ Todos os preços estão em USD

EPM7128SQC160-15N Visão geral

The Intel / Altera (formerly Altera) EPM7128SQC160-15N is a 128-macrocell, 100-IO Complex Programmable Logic Device (CPLD) from the second-generation MAX 7000 family, housed in a 160-pin Plastic Quad Flat Pack (PQFP-160 / BQFP-160) package. Built on a 5V-tolerant CMOS EEPROM process, it provides 15ns pin-to-pin logic delay, a 76.9 MHz internal counter frequency, and 2.5K usable gates, making it suitable for medium-density glue-logic and bus-interface applications.

A CPLD (Complex Programmable Logic Device) is a non-volatile programmable logic device that combines the instant-on characteristics of PAL/GAL architecture with the density of a small FPGA. Within the broader programmable-logic taxonomy, CPLDs sit between discrete PALs (small, simple, fast) and FPGAs (large, register-rich, SRAM-based). The MAX 7000 family was Altera's second-generation CPLD architecture (succeeding the classic MAX 5000/9000) and introduced the multi-matrix interconnect plus ISP (in-system programmability) via JTAG, features that made it the de-facto industry standard for glue logic from the mid-1990s onward.

Key features of the EPM7128SQC160-15N include 128 macrocells arranged in 8 logic array blocks (LABs), 100 user I/O pins, 15ns combinatorial propagation delay, a maximum internal counter frequency of 76.9 MHz, and 5V-tolerant I/O supporting both 3.3V and 5V mixed-voltage systems. The device is non-volatile (EEPROM-based) so the configuration is retained without an external boot PROM, and it supports in-system programming via the JTAG-compatible 4-pin interface. Programmable interconnect allows wide AND-OR logic functions across LABs with predictable timing.

The architecture uses Altera's classic MAX (Multiple Array matriX) routing structure: each LAB contains 16 macrocells that share a programmable interconnect array, and LABs communicate through the PIA (Programmable Interconnect Array). This gives the EPM7128SQC160-15N deterministic, pin-locked timing that does not change with routing density - a property that distinguishes CPLDs from SRAM-based FPGAs where delay varies with placement.

Typical applications include bus-interface bridging (PCI/ISA glue logic), address decoding and chip-select generation, power-up sequencing and reset distribution, motor control peripheral logic, industrial PLC I/O expansion, and replacement of multiple discrete TTL/CMOS logic packages. The wide 5V I/O tolerance is especially valued when interfacing legacy microcontrollers or bus transceivers to modern 3.3V ASICs.

When designing with this device, note that the PQFP-160 footprint has longer lead lengths than modern BGA/QFN packages, which limits high-speed signal edge rates above ~50 MHz. For new designs above 100 MHz I/O, consider migrating to a MAX V, MAX 10, or MAX II CPLD in a smaller QFN package while preserving the MAX 7000 logic architecture.

This page synthesizes distributor pricing, SameFrame-pinout drop-in alternatives, and practical glue-logic design notes not found in the original 1998-vintage datasheet.

Alternativas drop-in para EPM7128SQC160-15N — mesmo encapsulamento, compatível pino a pino. Peças de encapsulamento diferente que exigem retrabalho na PCB são excluídas.

Variantes desta série

Modelos da mesma série compatíveis como drop-in com EPM7128SQC160-15N (mesmo formato e footprint) — diferindo em Package, Operating Temperature, Supply Voltage (VCCINT), Logic Array Blocks (LABs), Usable Gates.

Altera
Package: 100-pin PQFP (Plastic Quad Flat Pack)
Operating Temperature: 0C to +70C (Commercial)
Supply Voltage (VCCINT): 5 V (5% tolerance)
Comparar com EPM7128SQC160-15N →
Altera
Package: 160-pin PQFP
Operating Temperature: 0C to +70C (commercial)
Usable Gates: 2,500
Comparar com EPM7128SQC160-15N →
Intel
Package: 160-pin PQFP
Operating Temperature: -40C to +85C (industrial, N suffix)
Usable Gates: 2,500
Comparar com EPM7128SQC160-15N →
Intel
Operating Temperature: 0C to +70C (commercial grade)
Comparar com EPM7128SQC160-15N →
Altera
Package: 160-Pin PQFP (28 × 28 mm)
Supply Voltage (VCCINT): 4.75 V to 5.25 V (5 V nominal)
Logic Array Blocks (LABs): 4
Comparar com EPM7128SQC160-15N →
Intel
Package: PQFP-160 (Plastic Quad Flat Pack)
Comparar com EPM7128SQC160-15N →

Ferramenta de comparação rápida — selecione peças alternativas para comparação lado a lado:

EPM7128SQC160-15

✅ Drop-In
Intel
📦 PQFP-160
MAX 7000 · In-System Programmable (EEPROM) · 128 · 8 (LABs of 16 macrocells each) · 2,500 · 100 · 15 ns max · 4.5 ns

✓ Em estoque

$9.95 / unidade

Ver ficha técnica →

EPM7128SQC160-10

✅ Drop-In
Altera
📦 PQFP-160
MAX 7000 · MAX 7000S · 128 · 2,500 · 8 · 100 · 100 MHz · 10 ns

✓ Em estoque

$14.2 / unidade

Ver ficha técnica →

EPM7128SQC160-10N

✅ Drop-In
Intel
📦 PQFP-160
MAX 7000 · CPLD (Complex Programmable Logic Device) · 128 · 2,500 · 100 · 160 LE (per datasheet macrocell blocks) · 5 V · 100 MHz

✓ Em estoque

$9.2 / unidade

Ver ficha técnica →

EPM7128SQC100-15

✅ Drop-In
Altera
📦 PQFP-160
MAX 7000 · CPLD (Complex Programmable Logic Device) · 128 · 4 (16 macrocells each) · 84 · 15 ns · 2,500 gates

✓ Em estoque

$8.2 / unidade

Ver ficha técnica →

EPM7128SQC160-15N Classificações máximas e características elétricas

Product Type CPLD (Complex Programmable Logic Device)
Family MAX 7000
Macro Cells 128
Logic Array Blocks (LABs) 8
User I/O Count 100
Usable Gates 2.5K
Propagation Delay (tPD) 15 ns
Maximum Internal Frequency 76.9 MHz
Supply Voltage (VCCINT) 5 V
I/O Voltage Tolerance 3.3 V / 5 V mixed
Programming Technology EEPROM (non-volatile)
In-System Programmability Yes (JTAG-compatible)
Encapsulamento 160-pin PQFP / BQFP (Plastic Quad Flat Pack)
Tipo de montagem Surface Mount
Temperatura de operação 0°C to +70°C (commercial)

Configuração de pinos do EPM7128SQC160-15N

Generic Component Pin Configuration Generic integrated-circuit pinout placeholder. Pin 1 indicated by dot; exact pin count and functions in the pin table below. 1 N 2 N-1 3 N-2 4 N-3 Pin Configuration See pin table below for pin functions Package-specific diagram not available
Pino 1 I/O — User I/O pin (function per design)
Pino 2 I/O — User I/O pin (function per design)
Pino 3 I/O — User I/O pin (function per design)
Pino 4 I/O — User I/O pin (function per design)
Pino 5 I/O — User I/O pin (function per design)
Pino 6 I/O — User I/O pin (function per design)
Pino 7 I/O — User I/O pin (function per design)
Pino 8 I/O — User I/O pin (function per design)
Pino 9 I/O — User I/O pin (function per design)
Pino 10 I/O — User I/O pin (function per design)
Pino 11 GND — Ground
Pino 12 I/O — User I/O pin (function per design)
Pino 13 I/O — User I/O pin (function per design)
Pino 14 I/O — User I/O pin (function per design)
Pino 15 I/O — User I/O pin (function per design)
Pino 16 I/O — User I/O pin (function per design)
Pino 17 I/O — User I/O pin (function per design)
Pino 18 I/O — User I/O pin (function per design)
Pino 19 I/O — User I/O pin (function per design)
Pino 20 I/O — User I/O pin (function per design)
Pino 21 GND — Ground
Pino 22 I/O — User I/O pin (function per design)
Pino 23 I/O — User I/O pin (function per design)
Pino 24 I/O — User I/O pin (function per design)
Pino 25 I/O — User I/O pin (function per design)
Pino 26 I/O — User I/O pin (function per design)
Pino 27 I/O — User I/O pin (function per design)
Pino 28 I/O — User I/O pin (function per design)
Pino 29 I/O — User I/O pin (function per design)
Pino 30 I/O — User I/O pin (function per design)
Pino 31 GND — Ground
Pino 32 I/O — User I/O pin (function per design)
Pino 33 I/O — User I/O pin (function per design)
Pino 34 I/O — User I/O pin (function per design)
Pino 35 I/O — User I/O pin (function per design)
Pino 36 I/O — User I/O pin (function per design)
Pino 37 I/O — User I/O pin (function per design)
Pino 38 I/O — User I/O pin (function per design)
Pino 39 I/O — User I/O pin (function per design)
Pino 40 I/O — User I/O pin (function per design)
Pino 41 GND — Ground
Pino 42 I/O — User I/O pin (function per design)
Pino 43 I/O — User I/O pin (function per design)
Pino 44 I/O — User I/O pin (function per design)
Pino 45 I/O — User I/O pin (function per design)
Pino 46 I/O — User I/O pin (function per design)
Pino 47 I/O — User I/O pin (function per design)
Pino 48 I/O — User I/O pin (function per design)
Pino 49 I/O — User I/O pin (function per design)
Pino 50 I/O — User I/O pin (function per design)
Pino 51 GND — Ground
Pino 52 I/O — User I/O pin (function per design)
Pino 53 I/O — User I/O pin (function per design)
Pino 54 I/O — User I/O pin (function per design)
Pino 55 I/O — User I/O pin (function per design)
Pino 56 I/O — User I/O pin (function per design)
Pino 57 I/O — User I/O pin (function per design)
Pino 58 I/O — User I/O pin (function per design)
Pino 59 I/O — User I/O pin (function per design)
Pino 60 I/O — User I/O pin (function per design)
Pino 61 GND — Ground
Pino 62 I/O — User I/O pin (function per design)
Pino 63 I/O — User I/O pin (function per design)
Pino 64 I/O — User I/O pin (function per design)
Pino 65 I/O — User I/O pin (function per design)
Pino 66 I/O — User I/O pin (function per design)
Pino 67 I/O — User I/O pin (function per design)
Pino 68 I/O — User I/O pin (function per design)
Pino 69 I/O — User I/O pin (function per design)
Pino 70 I/O — User I/O pin (function per design)
Pino 71 GND — Ground
Pino 72 I/O — User I/O pin (function per design)
Pino 73 I/O — User I/O pin (function per design)
Pino 74 I/O — User I/O pin (function per design)
Pino 75 I/O — User I/O pin (function per design)
Pino 76 I/O — User I/O pin (function per design)
Pino 77 I/O — User I/O pin (function per design)
Pino 78 I/O — User I/O pin (function per design)
Pino 79 I/O — User I/O pin (function per design)
Pino 80 I/O — User I/O pin (function per design)
Pino 81 GND — Ground
Pino 82 I/O — User I/O pin (function per design)
Pino 83 I/O — User I/O pin (function per design)
Pino 84 I/O — User I/O pin (function per design)
Pino 85 I/O — User I/O pin (function per design)
Pino 86 I/O — User I/O pin (function per design)
Pino 87 I/O — User I/O pin (function per design)
Pino 88 I/O — User I/O pin (function per design)
Pino 89 I/O — User I/O pin (function per design)
Pino 90 I/O — User I/O pin (function per design)
Pino 91 GND — Ground
Pino 92 I/O — User I/O pin (function per design)
Pino 93 I/O — User I/O pin (function per design)
Pino 94 I/O — User I/O pin (function per design)
Pino 95 I/O — User I/O pin (function per design)
Pino 96 I/O — User I/O pin (function per design)
Pino 97 I/O — User I/O pin (function per design)
Pino 98 I/O — User I/O pin (function per design)
Pino 99 I/O — User I/O pin (function per design)
Pino 100 I/O — User I/O pin (function per design)
Pino 101 GND — Ground
Pino 102 I/O — User I/O pin (function per design)
Pino 103 I/O — User I/O pin (function per design)
Pino 104 I/O — User I/O pin (function per design)
Pino 105 I/O — User I/O pin (function per design)
Pino 106 I/O — User I/O pin (function per design)
Pino 107 I/O — User I/O pin (function per design)
Pino 108 I/O — User I/O pin (function per design)
Pino 109 I/O — User I/O pin (function per design)
Pino 110 I/O — User I/O pin (function per design)
Pino 111 GND — Ground
Pino 112 I/O — User I/O pin (function per design)
Pino 113 I/O — User I/O pin (function per design)
Pino 114 I/O — User I/O pin (function per design)
Pino 115 I/O — User I/O pin (function per design)
Pino 116 I/O — User I/O pin (function per design)
Pino 117 I/O — User I/O pin (function per design)
Pino 118 I/O — User I/O pin (function per design)
Pino 119 I/O — User I/O pin (function per design)
Pino 120 I/O — User I/O pin (function per design)
Pino 121 GND — Ground
Pino 122 I/O — User I/O pin (function per design)
Pino 123 I/O — User I/O pin (function per design)
Pino 124 I/O — User I/O pin (function per design)
Pino 125 I/O — User I/O pin (function per design)
Pino 126 I/O — User I/O pin (function per design)
Pino 127 I/O — User I/O pin (function per design)
Pino 128 I/O — User I/O pin (function per design)
Pino 129 I/O — User I/O pin (function per design)
Pino 130 I/O — User I/O pin (function per design)
Pino 131 GND — Ground
Pino 132 I/O — User I/O pin (function per design)
Pino 133 I/O — User I/O pin (function per design)
Pino 134 I/O — User I/O pin (function per design)
Pino 135 I/O — User I/O pin (function per design)
Pino 136 I/O — User I/O pin (function per design)
Pino 137 I/O — User I/O pin (function per design)
Pino 138 I/O — User I/O pin (function per design)
Pino 139 I/O — User I/O pin (function per design)
Pino 140 I/O — User I/O pin (function per design)
Pino 141 GND — Ground
Pino 142 I/O — User I/O pin (function per design)
Pino 143 I/O — User I/O pin (function per design)
Pino 144 I/O — User I/O pin (function per design)
Pino 145 I/O — User I/O pin (function per design)
Pino 146 I/O — User I/O pin (function per design)
Pino 147 I/O — User I/O pin (function per design)
Pino 148 I/O — User I/O pin (function per design)
Pino 149 I/O — User I/O pin (function per design)
Pino 150 I/O — User I/O pin (function per design)
Pino 151 TDI — JTAG Test Data In (dedicated)
Pino 152 TMS — JTAG Test Mode Select (dedicated)
Pino 153 TCK — JTAG Test Clock (dedicated)
Pino 154 I/O — User I/O pin (function per design)
Pino 155 I/O — User I/O pin (function per design)
Pino 156 I/O — User I/O pin (function per design)
Pino 157 I/O — User I/O pin (function per design)
Pino 158 I/O — User I/O pin (function per design)
Pino 159 TDO — JTAG Test Data Out (dedicated)
Pino 160 VCC — Core + I/O supply (5 V)

Aplicações típicas

EPM7128SQC160-15N é adequado para 7 aplicaçãos: PCI / ISA Bus Glue Logic, Address Decoding & Chip-Select Generation, Power-Up Sequencing & Reset Distribution, Motor Control Peripheral Logic, Industrial PLC I/O Expansion, Legacy TTL / CMOS Logic Replacement, Embedded System Peripheral Bridging.

🖥️

PCI / ISA Bus Glue Logic

The EPM7128SQC160-15N fits PCI/ISA bus glue-logic roles because its 128 macrocells provide ample AND-OR decoding capacity for chip-select generation, address decoding, and bus-cycle control. Its 15 ns tPD comfortably meets the 33 MHz PCI clock-to-output timing (minimum 30 ns cycle budget allows ~15 ns combinational delay), and the 100 user I/Os support the wide bus and interrupt/grant signals of legacy PC architectures. The non-volatile EEPROM configuration eliminates boot-PROM overhead - critical for instant-on BIOS extension ROMs and adapter cards. Compared to discrete 74LS/74FTTL gates, a single EPM7128SQC160-15N replaces dozens of packages, reducing PCB area and BOM cost while preserving deterministic, pin-locked timing.

🏭

Address Decoding & Chip-Select Generation

The EPM7128SQC160-15N is widely deployed as an address decoder in microcontroller and embedded systems. Its wide AND-OR product-term architecture can decode large address ranges - up to the full 24- or 32-bit address space - in a single device, producing chip-select strobes for memory banks, peripherals, and I/O expanders. The 15 ns propagation delay ensures chip-selects are valid before the CPU's first memory-access cycle, eliminating wait-state insertion. Non-volatile EEPROM programming means the decoding map is fixed at power-up with no bootloader overhead. Compared to discrete 74HC138/139 decoders, the CPLD approach supports custom, non-power-of-two decode regions and reduces part count.

⚡

Power-Up Sequencing & Reset Distribution

Power-up sequencing in multi-rail systems benefits from the EPM7128SQC160-15N's deterministic timing and instant-on behavior. The MAX 7000S EEPROM configuration is valid within microseconds of VCC ramp, allowing the CPLD to drive early-stage enables such as the core voltage regulator's PG (Power Good) handshakes before the main CPU resets. With 100 I/Os, it can fan out independent reset and enable signals to multiple ASICs, FPGAs, and analog rails, each gated by its own programmable time delay built from internal macrocell counters. The 5V-tolerant I/O and 3.3V/5V mixed-voltage support make it ideal for sequencing mixed-voltage boards. This usage remains common in industrial PLC backplanes and telecom line cards.

🏭

Motor Control Peripheral Logic

Industrial motor drives use the EPM7128SQC160-15N as peripheral glue between a microcontroller/DSP and the power stage. Typical functions include PWM dead-time insertion, fault-input synchronization, encoder quadrature decoding, and gate-driver enable logic - all of which require deterministic, sub-microsecond timing that the 15 ns tPD comfortably provides. The 100 user I/Os interface to multiple Hall-effect sensors, encoder channels, and isolated gate drivers, while the 5V-tolerant I/O directly accepts 5V Hall/encoder signals without level shifters. The non-volatile EEPROM configuration survives factory-programmed motor profiles that must persist across power cycles. The MAX 7000S SameFrame footprint lets designers migrate to higher-density 256-macrocell MAX 7000S parts as control complexity grows.

🏭

Industrial PLC I/O Expansion

PLC backplanes use the EPM7128SQC160-15N as a flexible I/O expansion and isolation interface between the central processor and field-side drivers. Its 100 user I/Os can scan a multi-module backplane, debounce mechanical contacts in hardware (via macrocell flip-flops), and present a clean register-mapped interface to the CPU. The EEPROM-based configuration lets OEMs re-flash I/O maps via JTAG without changing firmware, accelerating line-rebuild. The 5V-tolerant I/O tolerates noisy 24V field-side signals after simple resistive dividers. Industrial customers value the part's long lifecycle, wide operating range, and SameFrame migration path, even though the silicon is NRD.

🔧

Legacy TTL / CMOS Logic Replacement

A classic use of the EPM7128SQC160-15N is consolidating dozens of discrete 74LS/74HC/74FTTL packages into a single programmable device, simplifying PCB layout and BOM. Its 128 macrocells typically replace 20-40 SSI/MSI packages while preserving exact logic function and timing. This reduces PCB layer count, assembly cost, and test time. The 5V I/O is directly compatible with legacy TTL thresholds, eliminating level translation. This use case is especially valuable in aerospace, defense, and industrial OEMs maintaining production of legacy systems where re-spinning a board for a different CPLD family would require re-certification. The EEPROM configuration is also more reliable than soldered-in discrete logic.

🧩

Embedded System Peripheral Bridging

Bridging mismatched peripherals - for example, an 8-bit microcontroller to a 16-bit LCD bus, or a SPI master to a parallel ADC - is a natural fit for the EPM7128SQC160-15N. With 128 macrocells, the CPLD can implement protocol converters, bus-width adapters, and FIFO-like flow-control logic with deterministic timing. The 15 ns tPD easily keeps up with typical 8- and 16-bit microcontroller peripheral speeds (tens of MHz), and the 100 I/Os provide ample headroom for parallel buses. The non-volatile configuration means the bridge starts working at first power-up, even before the main CPU boots. This pattern is common in custom instrumentation and medical-device embedded boards.

What is the EPM7128SQC160-15N and what family does it belong to?
The EPM7128SQC160-15N is a 128-macrocell, 100-IO Complex Programmable Logic Device (CPLD) from Altera's (now Intel's) second-generation MAX 7000 family. According to the MAX 7000 datasheet, it is built on a 5V CMOS EEPROM process and is housed in a 160-pin PQFP package. It is one of the most widely deployed glue-logic CPLDs in industrial and embedded designs.
What is the propagation delay and maximum frequency of the EPM7128SQC160-15N?
The EPM7128SQC160-15N has a pin-to-pin propagation delay (tPD) of 15 ns and supports a maximum internal counter frequency of 76.9 MHz. The "-15" speed grade suffix in the MPN encodes this 15 ns timing. According to the MAX 7000 datasheet, faster grades (-10, -7) and slower grades (-25) are also available within the same family and package.
Where can I download the EPM7128SQC160-15N datasheet PDF?
The original EPM7128SQC160-15N datasheet is hosted at https://alterasemi.com/datasheet/alterasemi/EPM7128SQC160-15N.pdf, and the MAX 7000 family datasheet is published by Altera/Intel on its legacy product page. Because the part is NRD (Not Recommended for New Designs), the manufacturer does not actively maintain a primary URL, but archived copies remain on distributor and datasheet-mirror sites.
What is the pinout and package of the EPM7128SQC160-15N?
The EPM7128SQC160-15N is packaged in a 160-pin Plastic Quad Flat Pack (PQFP-160, also referred to as BQFP-160). The pinout follows Altera's MAX 7000S SameFrame convention, in which the user-I/O pins are mapped identically across different package and density options. According to the MAX 7000 datasheet, dedicated pins include JTAG (TCK, TMS, TDI, TDO), power (VCC, GND), and clear/clock inputs.
Is the EPM7128SQC160-15N in stock and what is its price?
Stock for the EPM7128SQC160-15N is limited because the part is classified NRD by Altera/Intel. According to Octopart (as of 2026-09-13), only 2 authorized distributors report live inventory, with typical pricing around $44.11 per unit at qty 1. Heisener lists in stock at $44.1132 each. Lead time is generally same-day ship for small quantities on the open market.
What is the lead time for shipping the EPM7128SQC160-15N?
Lead time for the EPM7128SQC160-15N is typically same-day to 5 business days, per Heisener's listing which estimates delivery between April 21 and April 26 from a Hong Kong warehouse. Because the part is NRD, large-volume orders may require multi-source quotation, and open-market inventory fluctuates. Plan accordingly with safety stock for production.
Where can I buy the EPM7128SQC160-15N online?
The EPM7128SQC160-15N is available online through authorized distributors including DigiKey (544-2043-ND), Mouser, Arrow, and open-market brokers such as Heisener and Octopart-listed resellers. Pricing as of 2026-09-13 averages $44.11 at qty 1. For production volumes, request a formal quote and verify lot date code, as NRD stock may include aged inventory.
What is the best drop-in replacement for the EPM7128SQC160-15N?
The best drop-in replacements for the EPM7128SQC160-15N are other MAX 7000S family members in the 160-pin PQFP package with the same 128 macrocells: EPM7128SQC160-15 (no N suffix, leaded), EPM7128SQC160-10 (10 ns, faster), and EPM7128SQC160-10N (10 ns lead-free). All share the SameFrame pinout, so no PCB rework is needed.
Can the EPM7128SQC160-10N replace the EPM7128SQC160-15N?
Yes, the EPM7128SQC160-10N is a drop-in replacement for the EPM7128SQC160-15N. Both share the MAX 7000S family, the 160-pin PQFP package, 128 macrocells, and the same user-I/O count. The only difference is the speed grade: -10N offers a faster 10 ns tPD vs 15 ns. SameFrame pinout guarantees pin-to-pin compatibility with no PCB rework.
What is the difference between EPM7128SQC160-15N and EPM7128SQC160-10?
Both are 128-macrocell MAX 7000S CPLDs in the 160-pin PQFP package with the SameFrame pinout; the only difference is the speed grade. The -15N variant has a 15 ns propagation delay, while the -10 variant has a faster 10 ns delay. The -15N suffix indicates a lead-free / NRD production run, while the -10 follows the original leaded convention. They are electrically and pin-compatible.
EPM7128SQC160-15N vs EPM7128SQI100-10 - which is better for a 100-IO design?
The EPM7128SQC160-15N (160-pin PQFP, 100 IO, 15 ns) and EPM7128SQI100-10 (100-pin PQFP, 100 IO, 10 ns) are not pin-compatible despite identical IO counts. According to FindIC's comparison, the 160-pin version offers more user I/O and the SameFrame-migration path to higher-density MAX 7000S devices. Choose EPM7128SQC160-15N for new designs needing upgrade headroom; choose the 100-pin variant for space-constrained boards.
When should I choose the EPM7128SQC160-15N over a modern MAX V CPLD?
Choose the EPM7128SQC160-15N when you need direct legacy-board replacement, 5V-tolerant I/O for interfacing with older TTL/CMOS peripherals, or a proven second-source part for an existing design. For new designs, prefer a MAX V (5M160ZE64) or MAX 10 (10M02) CPLD in a smaller QFN package with lower power and faster I/O. The EPM7128SQC160-15N remains in service because of its 5V I/O and same proven architecture.
Is the EPM7128SQC160-15N the same as the EPM7128SQC160-15?
The EPM7128SQC160-15N and EPM7128SQC160-15 are functionally identical MAX 7000S CPLDs in the 160-pin PQFP package with 128 macrocells and 100 IO. The "N" suffix indicates a lead-free / NRD production run, while the non-N variant was the original leaded version. Both share the SameFrame pinout, so they are drop-in replacements for each other on the same PCB.
What software programs the EPM7128SQC160-15N and is it still supported?
The EPM7128SQC160-15N is programmed using Altera's legacy MAX+PLUS II or the modern Intel Quartus Prime (with legacy device support). According to the MAX 7000 datasheet, programming is via the JTAG interface using a ByteBlaster or USB-Blaster cable. Intel continues to support the MAX 7000 family in Quartus Prime for legacy design maintenance, although no new silicon revisions are planned.
What are the key specifications of the EPM7128SQC160-15N that engineers should know?
The EPM7128SQC160-15N's headline specs are: 128 macrocells organized as 8 LABs of 16 macrocells each, 100 user I/O pins, 2.5K usable gates, 15 ns pin-to-pin propagation delay, 76.9 MHz maximum internal counter frequency, 5V core supply with 3.3V/5V mixed I/O tolerance, EEPROM non-volatile configuration, JTAG in-system programmability, and a 160-pin PQFP package. According to the MAX 7000 datasheet, these specs make it the workhorse CPLD for bus decoding and glue logic.
What is the best cross-brand equivalent for the EPM7128SQC160-15N?
There is no direct cross-brand drop-in equivalent for the EPM7128SQC160-15N because the MAX 7000S 160-pin PQFP pinout and macrocell architecture are unique to Altera/Intel. Lattice Semiconductor offers the ispMACH 4000 family in similar densities, but the packages and pinouts differ, requiring PCB redesign. Engineers seeking a cross-brand equivalent should treat this as a redesign rather than a drop-in substitution, or stay within the MAX 7000S family.

Dados de referência de engenharia para EPM7128SQC160-15N — comparação, orientação de projeto e informações de conformidade.

Guia de seleção

Choose the EPM7128SQC160-15N for legacy-board replacement, 5V-mixed-voltage interface designs, and any application where non-volatile instant-on configuration and deterministic 15 ns timing are required. It is the right part for PCI/ISA bus glue logic, address decoding, power-up sequencing, motor-control peripheral logic, and consolidation of discrete 74LS/74F TTL packages. Choose the -10 or -10N speed-grade drop-in variants when you need faster 10 ns tPD at the same 160-pin PQFP footprint. For new designs above 100 MHz I/O or where PCB area is critical, prefer a MAX V CPLD in a QFN package. For modern low-power designs, a MAX II or MAX 10 CPLD offers lower quiescent current. Avoid the EPM7128SQC160-15N for new high-volume consumer products because the part is NRD; secure long-term supply through franchised distributors or consider a SameFrame migration to MAX 7000A family parts that remain in production.

Comparação com alternativas

Parâmetro Este produto EPM7128SQC160-15 EPM7128SQC160-10 EPM7128SQC160-10N EPM7128SQC100-15
Package PQFP-160 PQFP-160 - same PQFP-160 - same PQFP-160 - same PQFP-160 - same
Brand Intel / Altera Intel / Altera Intel / Altera Intel / Altera Intel / Altera
Family MAX 7000S MAX 7000S MAX 7000S MAX 7000S MAX 7000S
Macro Cells 128 128 128 128 128
Propagation Delay (tPD) 15 ns 15 ns 10 ns 10 ns 15 ns
Lead-Free (N suffix) Yes (N-suffix) No (legacy leaded) No (legacy leaded) Yes (N-suffix) No (legacy leaded)
Lifecycle Status NRND NRND NRND NRND NRND

Principais diferenciais

  • Wide 5V-tolerant I/O with 3.3V/5V mixed-voltage support (vs MAX V CPLDs (e.g., 5M160ZE64))
  • Non-volatile EEPROM configuration - instant-on at power-up (vs SRAM-based FPGAs (e.g., Cyclone))
  • SameFrame pinout across density and package options (vs Discrete 74LS/74F TTL logic)
  • Deterministic, pin-locked timing independent of routing density (vs ispMACH 4000 (Lattice))

Notas de projeto

PQFP-160 packages have long lead lengths (~3 mm) and significant lead inductance. Place at least one 0.1 µF decoupling capacitor per VCC pin, within 5 mm of the package body. Use a continuous ground plane on the layer directly beneath the CPLD to control return-current paths and EMI. Avoid routing high-speed signals (>50 MHz) under the PQFP body to limit crosstalk into the device's analog substrate.

Each EPM7128SQC160-15N user I/O can source/sink up to 25 mA DC and supports 5V TTL thresholds. When driving long PCB traces or cables, add a 33 Ω series resistor near the CPLD pin to dampen ringing. Inputs from noisy buses should be filtered with a 100 ns RC network or a Schmitt-trigger input buffer. Do not exceed the absolute maximum DC input voltage of 7V; undershoot below -2V for >100 mA / >20 ns is also prohibited.

Do not confuse the speed-grade suffix: -10 / -10N are faster than -15N. Note that VCC must rise monotonically for EPM7128A / EPM7256A devices only - this constraint does NOT apply to the non-A MAX 7000S EPM7128SQC160-15N. For ISP via JTAG, ensure TCK is not floating during board power-up; tie TCK to GND through a 10 kΩ pull-down. Always re-verify the configuration after reflow because EEPROM retention is sensitive to thermal exposure above 150 °C.

The PQFP-160 package has a thermal resistance (θJA) of approximately 35-40 °C/W on a standard 4-layer PCB. The EPM7128SQC160-15N typically dissipates 0.5-1.5 W depending on toggle frequency and IO loading. Estimate: at full 76.9 MHz toggle with 100 I/Os at 20 pF each, ICC ≈ 150-300 mA and P ≈ 0.75-1.5 W, giving a junction rise of ~30-60 °C above ambient. Ensure ambient remains below 70 °C to keep Tj within the 125 °C commercial limit.

Informações de conformidade

RoHS
Unknown
REACH
Unknown
AEC-Q100
Not Applicable
Sem chumbo
Yes
Sem halogênios
Unknown
Minerais de conflito
Unknown

RoHS, REACH, halogen-free, and conflict-minerals status are not explicitly stated in the verified web data; marked unknown. The N suffix indicates lead-free build. AEC-Q100 not applicable - this is a commercial-grade CPLD, not an automotive-qualified part.

Dados verificados em: 2026-09-13 — dados verificados e curados pela equipe de engenharia de componentes da XAIPART

Buscas relacionadas

EPM7128SQC160-15N datasheet EPM7128SQC160-15N price EPM7128SQC160-15N pinout EPM7128SQC160-15N in stock Altera MAX 7000 CPLD 128 macrocell CPLD PQFP-160 EPM7128SQC160-15N vs EPM7128SQC160-10 EPM7128SQC160-15N drop-in replacement EPM7128SQC160-15N buy online MAX 7000S glue logic what is the propagation delay of EPM7128SQC160-15N Intel Altera CPLD 100 IO 5V

Componentes & termos relacionados

Intel Altera EPM7128SQC160-15N EPM7128SQC160-15 EPM7128SQC160-10 EPM7128SQC160-10N EPM7128SQC100-15 CPLD Complex Programmable Logic Device MAX 7000 MAX 7000S macrocell Logic Array Block (LAB) Programmable Interconnect Array (PIA) JTAG PQFP-160 BQFP-160 Plastic Quad Flat Pack EEPROM in-system programmability glue logic address decoding chip-select generation bus interface RoHS lead-free Surface Mount Quartus Prime MAX+PLUS II ByteBlaster USB-Blaster
RFQ de cotação rápida
Preencha todos os detalhes — nossa equipe de vendas responderá em até 24 horas
Part number Fabricante Encapsulamento QTY Preço-alvo Total
Total: $0.00 USD
✓
Cotação enviada!

Responderemos seu e-mail em até 24 horas

1
RFQ enviada
2
Cotação recebida
3
Pedido realizado
4
Pagamento
5
Enviado
6
Entregue
Ver detalhes da RFQ