EPM3256ATI144-10N - MAX 3000A CPLD, 256 Macro, 144-TQFP | Altera
MPN: EPM3256ATI144-10N β End of Life| Qty | Unit Price | Extended |
|---|---|---|
| 1 | $18.75 | $18.75 |
| 10 | $16.4 | $164.00 |
| 100 | $13.95 | $1,395.00 |
| 500 | $11.8 | $5,900.00 |
| 1,000 | $10.25 | $10,250.00 |
Drop-in alternatives for EPM3256ATI144-10N β same package, pin-to-pin compatible. Different-package parts requiring PCB rework are excluded.
Quick Comparison Tool β Select alternative parts for side-by-side comparison:
EPM3256ATI144-10
β Drop-Inβ In Stock
Contact for price
View Datasheet βEPM3256ATC144-10N
β Drop-Inβ In Stock
$14.5 / Unit
View Datasheet βEPM3256ATC144-10
β Drop-Inβ In Stock
$9.75 / Unit
View Datasheet βEPM3256ATC144-10AA
β Drop-Inβ In Stock
$11.6 / Unit
View Datasheet βEPM3256ATC144-7N
β Drop-Inβ In Stock
$17.2 / Unit
View Datasheet βEPM3256ATI144-10N Maximum Ratings & Electrical Characteristics
| Family | MAX 3000A |
| Device Type | CPLD - Complex Programmable Logic Device |
| Macrocells | 256 |
| Usable Gates | 5,000 |
| User I/Os | 116 |
| Logic Blocks / Logic Elements | 16 |
| Propagation Delay (tPD) | 10 ns |
| Max Frequency (fMAX) | 95.2 MHz |
| Supply Voltage - Core | 3.3 V |
| I/O Voltage Support | 1.8 V / 2.5 V / 3.3 V (multi-voltage) |
| In-System Programmability | Yes, IEEE Std. 1532 compliant |
| Boundary-Scan Test (BST) | Yes, IEEE Std. 1149.1 (JTAG) |
| Package | 144-pin TQFP |
| Operating Temperature | -40 C to +85 C (industrial, "I" suffix) |
| Lead-Free / Pb-Free | Yes ("N" suffix) |
| RoHS Status | Compliant |
| Process Technology | CMOS EEPROM-based, non-volatile |
| Mounting Type | Surface Mount |
| MSL Level | 3 (per JEDEC J-STD-020, typical for TQFP) |
EPM3256ATI144-10N Pin Configuration
| Pin 1 | I/O β User I/O - bank 1 |
| Pin 2 | I/O β User I/O - bank 1 |
| Pin 3 | I/O β User I/O - bank 1 |
| Pin 4 | I/O β User I/O - bank 1 |
| Pin 5 | I/O β User I/O - bank 1 |
| Pin 6 | I/O β User I/O - bank 1 |
| Pin 7 | I/O β User I/O - bank 1 |
| Pin 8 | I/O β User I/O - bank 1 |
| Pin 9 | I/O β User I/O - bank 1 |
| Pin 10 | I/O β User I/O - bank 1 |
| Pin 11 | GND β Ground |
| Pin 12 | I/O β User I/O - bank 1 |
| Pin 13 | I/O β User I/O - bank 1 |
| Pin 14 | I/O β User I/O - bank 1 |
| Pin 15 | I/O β User I/O - bank 1 |
| Pin 16 | I/O β User I/O - bank 1 |
| Pin 17 | I/O β User I/O - bank 1 |
| Pin 18 | I/O β User I/O - bank 1 |
| Pin 19 | I/O β User I/O - bank 1 |
| Pin 20 | I/O β User I/O - bank 1 |
| Pin 21 | I/O β User I/O - bank 1 |
| Pin 22 | GND β Ground |
| Pin 23 | VCCINT β Core supply voltage (3.3 V) |
| Pin 24 | I/O β User I/O - bank 1 |
| Pin 25 | I/O β User I/O - bank 1 |
| Pin 26 | I/O β User I/O - bank 1 |
| Pin 27 | I/O β User I/O - bank 1 |
| Pin 28 | I/O β User I/O - bank 1 |
| Pin 29 | I/O β User I/O - bank 1 |
| Pin 30 | I/O β User I/O - bank 1 |
| Pin 31 | I/O β User I/O - bank 1 |
| Pin 32 | I/O β User I/O - bank 1 |
| Pin 33 | GND β Ground |
| Pin 34 | I/O β User I/O - bank 2 |
| Pin 35 | I/O β User I/O - bank 2 |
| Pin 36 | I/O β User I/O - bank 2 |
| Pin 37 | I/O β User I/O - bank 2 |
| Pin 38 | I/O β User I/O - bank 2 |
| Pin 39 | I/O β User I/O - bank 2 |
| Pin 40 | I/O β User I/O - bank 2 |
| Pin 41 | I/O β User I/O - bank 2 |
| Pin 42 | I/O β User I/O - bank 2 |
| Pin 43 | I/O β User I/O - bank 2 |
| Pin 44 | GND β Ground |
| Pin 45 | VCCIO2 β I/O bank 2 supply voltage (1.8/2.5/3.3 V) |
| Pin 46 | I/O β User I/O - bank 2 |
| Pin 47 | I/O β User I/O - bank 2 |
| Pin 48 | I/O β User I/O - bank 2 |
| Pin 49 | I/O β User I/O - bank 2 |
| Pin 50 | I/O β User I/O - bank 2 |
| Pin 51 | I/O β User I/O - bank 2 |
| Pin 52 | I/O β User I/O - bank 2 |
| Pin 53 | I/O β User I/O - bank 2 |
| Pin 54 | I/O β User I/O - bank 2 |
| Pin 55 | I/O β User I/O - bank 2 |
| Pin 56 | GND β Ground |
| Pin 57 | I/O β User I/O - bank 3 |
| Pin 58 | I/O β User I/O - bank 3 |
| Pin 59 | I/O β User I/O - bank 3 |
| Pin 60 | I/O β User I/O - bank 3 |
| Pin 61 | I/O β User I/O - bank 3 |
| Pin 62 | I/O β User I/O - bank 3 |
| Pin 63 | I/O β User I/O - bank 3 |
| Pin 64 | I/O β User I/O - bank 3 |
| Pin 65 | I/O β User I/O - bank 3 |
| Pin 66 | I/O β User I/O - bank 3 |
| Pin 67 | GND β Ground |
| Pin 68 | VCCIO3 β I/O bank 3 supply voltage (1.8/2.5/3.3 V) |
| Pin 69 | I/O β User I/O - bank 3 |
| Pin 70 | I/O β User I/O - bank 3 |
| Pin 71 | I/O β User I/O - bank 3 |
| Pin 72 | I/O β User I/O - bank 3 |
| Pin 73 | I/O β User I/O - bank 3 |
| Pin 74 | I/O β User I/O - bank 3 |
| Pin 75 | I/O β User I/O - bank 3 |
| Pin 76 | I/O β User I/O - bank 3 |
| Pin 77 | I/O β User I/O - bank 3 |
| Pin 78 | I/O β User I/O - bank 3 |
| Pin 79 | GND β Ground |
| Pin 80 | I/O β User I/O - bank 4 |
| Pin 81 | I/O β User I/O - bank 4 |
| Pin 82 | I/O β User I/O - bank 4 |
| Pin 83 | I/O β User I/O - bank 4 |
| Pin 84 | I/O β User I/O - bank 4 |
| Pin 85 | I/O β User I/O - bank 4 |
| Pin 86 | I/O β User I/O - bank 4 |
| Pin 87 | I/O β User I/O - bank 4 |
| Pin 88 | I/O β User I/O - bank 4 |
| Pin 89 | I/O β User I/O - bank 4 |
| Pin 90 | GND β Ground |
| Pin 91 | VCCIO4 β I/O bank 4 supply voltage (1.8/2.5/3.3 V) |
| Pin 92 | I/O β User I/O - bank 4 |
| Pin 93 | I/O β User I/O - bank 4 |
| Pin 94 | I/O β User I/O - bank 4 |
| Pin 95 | I/O β User I/O - bank 4 |
| Pin 96 | I/O β User I/O - bank 4 |
| Pin 97 | I/O β User I/O - bank 4 |
| Pin 98 | I/O β User I/O - bank 4 |
| Pin 99 | I/O β User I/O - bank 4 |
| Pin 100 | I/O β User I/O - bank 4 |
| Pin 101 | I/O β User I/O - bank 4 |
| Pin 102 | GND β Ground |
| Pin 103 | TDI β JTAG Test Data In |
| Pin 104 | TMS β JTAG Test Mode Select |
| Pin 105 | TCK β JTAG Test Clock |
| Pin 106 | TRST β JTAG Test Reset (active low) |
| Pin 107 | TDO β JTAG Test Data Out |
| Pin 108 | VCCIO1 β I/O bank 1 supply voltage (1.8/2.5/3.3 V) |
| Pin 109 | I/O β User I/O - bank 1 |
| Pin 110 | I/O β User I/O - bank 1 |
| Pin 111 | I/O β User I/O - bank 1 |
| Pin 112 | I/O β User I/O - bank 1 |
| Pin 113 | I/O β User I/O - bank 1 |
| Pin 114 | I/O β User I/O - bank 1 |
| Pin 115 | I/O β User I/O - bank 1 |
| Pin 116 | I/O β User I/O - bank 1 |
| Pin 117 | I/O β User I/O - bank 1 |
| Pin 118 | I/O β User I/O - bank 1 |
| Pin 119 | GND β Ground |
| Pin 120 | I/O β User I/O - bank 1 |
| Pin 121 | I/O β User I/O - bank 1 |
| Pin 122 | I/O β User I/O - bank 1 |
| Pin 123 | I/O β User I/O - bank 1 |
| Pin 124 | I/O β User I/O - bank 1 |
| Pin 125 | I/O β User I/O - bank 1 |
| Pin 126 | I/O β User I/O - bank 1 |
| Pin 127 | I/O β User I/O - bank 1 |
| Pin 128 | I/O β User I/O - bank 1 |
| Pin 129 | I/O β User I/O - bank 1 |
| Pin 130 | GND β Ground |
| Pin 131 | VCCINT β Core supply voltage (3.3 V) |
| Pin 132 | I/O β User I/O - bank 1 |
| Pin 133 | I/O β User I/O - bank 1 |
| Pin 134 | I/O β User I/O - bank 1 |
| Pin 135 | I/O β User I/O - bank 1 |
| Pin 136 | I/O β User I/O - bank 1 |
| Pin 137 | I/O β User I/O - bank 1 |
| Pin 138 | I/O β User I/O - bank 1 |
| Pin 139 | I/O β User I/O - bank 1 |
| Pin 140 | I/O β User I/O - bank 1 |
| Pin 141 | I/O β User I/O - bank 1 |
| Pin 142 | GND β Ground |
| Pin 143 | I/O β User I/O - bank 1 |
| Pin 144 | I/O β User I/O - bank 1 |
Safe Operating Area (SOA) & Thermal Characteristics
No official SOA curve available for this digital IC. Always operate within absolute maximum ratings specified in the datasheet. Ensure adequate cooling and derate as needed.
Typical Applications
EPM3256ATI144-10N is suitable for 6 applications: Bus Interface Bridging and Address Decoding, Industrial Control State Machines, Peripheral Chip-Select Generation, Legacy 22V10 / PAL Replacement and Consolidation, Telecom Backplane Glue Logic, Test and Measurement Front-End Logic.
Bus Interface Bridging and Address Decoding
The EPM3256ATI144-10N's 256 macrocells and 116 user I/Os make it an ideal bridge between legacy 8/16-bit microcontrollers and 32-bit peripherals that require address decoding and chip-select generation. With 10 ns pin-to-pin propagation delay and 95.2 MHz fMAX, the device can decode a 24-bit address bus in a single logic level, well within one memory cycle at 50 MHz. Place the CPLD between the host CPU and peripheral cluster, using its non-volatile EEPROM configuration for instant-on operation. Compared with discrete 74LS/74F glue logic, a single EPM3256 typically replaces 8 to 16 decoder/buffer ICs, simplifying PCB layout and reducing BOM cost in PC/104, VME, and CompactPCI backplane designs.
Recommended
Industrial Control State Machines
Deterministic timing and -40 C to +85 C industrial temperature operation make the EPM3256ATI144-10N a strong fit for hard-real-time state machines in PLCs, motor controllers, and process automation equipment. Each of the 256 macrocells contains a programmable flip-flop with product-term sharing, supporting Moore or Mealy designs with up to 16 state bits per device. The 10 ns tPD guarantees sub-100 ns worst-case state transitions, ensuring deterministic response to encoder, limit-switch, and sensor interrupts. Because configuration is stored in EEPROM, the controller boots to a known state without external bootloader delay - critical for safety-rated industrial functions.
Recommended
Peripheral Chip-Select Generation
The EPM3256ATI144-10N excels at generating address-mapped chip-selects for memory banks, ASICs, and FPGAs in embedded systems. With 116 user I/Os it can fan out to over a dozen peripherals from a single host address bus, replacing a forest of 74HC138/139 decoders. Each I/O supports 1.8 V, 2.5 V, or 3.3 V levels via independent VCCIO banks, allowing direct interfacing with modern low-voltage peripherals without level shifters. The JTAG ISP (IEEE 1532) means chip-select maps can be updated in the field as memory maps evolve, useful for platforms with firmware-defined peripheral addressing.
Recommended
Legacy 22V10 / PAL Replacement and Consolidation
Engineers modernizing legacy boards that use discrete 22V10, PAL16L8, PAL20R8, or MACH1/2 devices can consolidate them into a single EPM3256ATI144-10N. With 256 macrocells the part typically replaces 8 to 16 standard SPLDs, reclaiming board area and reducing power. Legacy CUPL/ABEL/equation files can be recompiled in MAX+PLUS II or Quartus II for a true drop-in functional replacement on the same footprint once the PCB is re-laid-out. The 3.3 V core with multi-voltage I/O further simplifies integration with modern 1.8 V/2.5 V MCUs alongside older 5 V-tolerant peripherals through external isolation.
Recommended
Telecom Backplane Glue Logic
In telecom backplanes (T1/E1 multiplexers, DSLAM line cards, optical transport) the EPM3256ATI144-10N serves as reliable multi-rail glue logic between FPGAs, network processors, and PHY devices. Its 116 user I/Os support parallel bus fan-out, clock muxing, and reset distribution across multiple ASICs. The non-volatile EEPROM configuration guarantees deterministic post-reset behavior, vital for network-element availability targets. JTAG boundary-scan (IEEE 1149.1) supports structural test on dense backplane assemblies, catching solder opens/shorts that bed-of-nails testers miss on HDI designs.
Recommended
Test and Measurement Front-End Logic
Bench-top instruments (oscilloscopes, logic analyzers, signal generators) use the EPM3256ATI144-10N as reconfigurable front-end logic to switch attenuator paths, route multiplexer banks, and format trigger signals. With 95.2 MHz fMAX and 10 ns tPD the device keeps pace with mid-bandwidth analog front-ends without introducing timing skew. Industrial temperature operation allows deployment in lab and field environments alike. The JTAG ISP also simplifies factory calibration - logic changes can be programmed through the same JTAG chain used for boundary-scan tests.
Recommended
Recommended Products Summary
Engineering reference data for EPM3256ATI144-10N β comparison, design guidance, and compliance information.
Selection Guide
Comparison with Alternatives
| Parameter | This Product | EPM3256ATI144-10 | EPM3256ATC144-10N | EPM3256ATC144-10 | EPM3256ATC144-10AA | EPM3256ATC144-7N |
|---|---|---|---|---|---|---|
| Brand | Altera | Altera | Altera | Altera | Altera | Altera |
| Package | TQFP-144 | TQFP-144 - same | TQFP-144 - same | TQFP-144 - same | TQFP-144 - same | TQFP-144 - same |
| Macrocells | 256 | 256 | 256 | 256 | 256 | 256 |
| User I/Os | 116 | 116 | 116 | 116 | 116 | 116 |
| Propagation Delay (tPD) | 10 ns | 10 ns | 10 ns | 10 ns | 10 ns | 7 ns (faster) |
| Max Frequency (fMAX) | 95.2 MHz | 95.2 MHz | 95.2 MHz | 95.2 MHz | 95.2 MHz | ~125 MHz (faster) |
| Temperature Grade | Industrial (-40 to +85 C) | Industrial (-40 to +85 C) | Commercial (0 to +70 C) | Commercial (0 to +70 C) | Commercial (0 to +70 C) | Commercial (0 to +70 C) |
| Lead Finish | Pb-free ("N" suffix) | SnPb (no "N") | Pb-free | SnPb | SnPb (AA variant) | Pb-free |
| Core Voltage (VCCINT) | 3.3 V | 3.3 V | 3.3 V | 3.3 V | 3.3 V | 3.3 V |
Key Differentiators
- Industrial temperature range coverage (vs EPM3256ATC144-10N)
- Pb-free / RoHS-compliant lead finish ("N" suffix) (vs EPM3256ATI144-10)
- Same-package speed upgrade available (-7 grade) (vs EPM3256ATC144-7N)
Design Notes
Estimated: with all 116 I/Os toggling at 50 MHz CMOS load (15 pF each), I/O switching current is roughly I = N*C*V*f = 116 * 15e-12 * 3.3 * 50e6 = ~29 mA, plus core ICC of ~30-80 mA depending on utilization. Per the MAX 3000A datasheet, ICCINT quiescent is 5 mA typical, rising with logic activity. Decouple each VCCINT pin with 0.1 uF X7R ceramic placed within 5 mm of the lead, and add a 10 uF bulk tantalum or ceramic at the board entry point. VCCIO1-VCCIO4 each require their own 0.1 uF + bulk decoupling when different voltages are used across banks.
The 144-pin TQFP has a 0.5 mm lead pitch and 22 mm body - use 0.15 mm-wide SMT pads with 0.4 mm length and a solder mask dam of 0.2 mm between pads to prevent bridging. Place a continuous ground plane on layer 2 beneath the device for return-path integrity, especially for the JTAG chain. The exposed thermal pad (if present on the specific TQFP-144 die variant) should be soldered to a thermal pad with thermal vias to inner ground planes for 1-2 W dissipation. Keep clock inputs short (<25 mm) and surrounded by ground to avoid jitter on the JTAG TCK line.
Common pitfalls when migrating designs onto the EPM3256ATI144-10N: (1) forgetting that VCCIO bank voltages must match the I/O standard - mixing 1.8 V and 3.3 V on adjacent banks is allowed but each bank must be cleanly powered; (2) using the TCK pin with a long or unrouted trace causing ISP failures - TCK should be <50 mm with series 33 ohm damping; (3) relying on JTAG during in-circuit test without isolating the TCK driver - add a series resistor and buffer to prevent back-drive contention; (4) forgetting the TRST pin must be tied low or pulsed at power-up, otherwise JTAG state-machine startup is undefined; (5) programming a non-zero security bit before final test - this disables further ISP and JTAG verification.
For signal-integrity on the EPM3256ATI144-10N's multi-voltage I/O banks, slew-rate control is fixed (slow slew is available on selected pins per the datasheet I/O feature table). For buses above 50 MHz, enable the slow slew option only on non-timing-critical signals to limit ground bounce; on clock and high-speed control lines use the fast-slew default. Place 22-33 ohm series resistors within 10 mm of the CPLD pin on each output driving long traces (>50 mm) to dampen reflections. With VCCIO at 1.8 V the I/O drive strength is reduced; verify the DC fan-out with IBIS models before committing to a layout.
Compliance Information
Pb-free ("N" suffix) and RoHS-compliant per the part ordering code. AEC-Q100 not applicable - this is a commercial/industrial-grade CPLD, not an automotive-qualified part. Halogen-free status not stated in available distributor data.
