EPM5130WC-2 - 128-Macrocell UV PLD MAX 5000 | Altera CQFP-100
MPN: EPM5130WC-2 β End of Life| Qty | Unit Price | Extended |
|---|---|---|
| 1 | $95 | $95.00 |
| 10 | $85.5 | $855.00 |
| 100 | $76 | $7,600.00 |
| 500 | $68.5 | $34,250.00 |
| 1,000 | $62 | $62,000.00 |
Drop-in alternatives for EPM5130WC-2 β same package, pin-to-pin compatible. Different-package parts requiring PCB rework are excluded.
Quick Comparison Tool β Select alternative parts for side-by-side comparison:
EPM5130WC-1
β Drop-Inβ In Stock
$85 / Unit
View Datasheet βEPM5130WC-1AA
β Drop-Inβ In Stock
$54.25 / Unit
View Datasheet βEPM5130WC-1
β Drop-Inβ In Stock
$85 / Unit
View Datasheet βEPM5130QC-1
β Drop-Inβ In Stock
$9.95 / Unit
View Datasheet βEPM5130JC-1
β Drop-Inβ In Stock
$9.25 / Unit
View Datasheet βEPM5130LC
β Drop-Inβ In Stock
$15.6 / Unit
View Datasheet βEPM5130WC-2 Maximum Ratings & Electrical Characteristics
| Device Family | MAX 5000 |
| Product Type | UV-Erasable PLD (CPLD) |
| Macrocell Count | 128 |
| Propagation Delay (tPD) | 45 ns |
| Supply Voltage (VCC) | 4.75 V to 5.25 V |
| Operating Temperature | 0 Β°C to 70 Β°C (Commercial) |
| Process Technology | CMOS |
| Dedicated Inputs | 19 |
| User I/O Lines | 48 |
| Total Inputs (I/O + dedicated) | 68 |
| Package Type | 100-terminal Ceramic CQFP (R-CQFP-G100), windowed, gull-wing |
| Terminal Pitch | 0.650 mm |
| Mounting Type | Surface Mount |
| Configuration Memory | UV-erasable CMOS EEPROM cells |
| Speed Grade | -2 (45 ns) |
| Logic Elements | AND/OR array with programmable macrocell register |
EPM5130WC-2 Pin Configuration
| Pin 1 | I/O β Bidirectional I/O pin (macrocell assigned) |
| Pin 2 | I/O β Bidirectional I/O pin (macrocell assigned) |
| Pin 3 | I/O β Bidirectional I/O pin (macrocell assigned) |
| Pin 4 | I/O β Bidirectional I/O pin (macrocell assigned) |
| Pin 5 | I/O β Bidirectional I/O pin (macrocell assigned) |
| Pin 6 | I/O β Bidirectional I/O pin (macrocell assigned) |
| Pin 7 | I/O β Bidirectional I/O pin (macrocell assigned) |
| Pin 8 | I/O β Bidirectional I/O pin (macrocell assigned) |
| Pin 9 | INPUT β Dedicated input pin |
| Pin 10 | INPUT β Dedicated input pin |
| Pin 11 | INPUT β Dedicated input pin |
| Pin 12 | INPUT β Dedicated input pin |
| Pin 13 | INPUT β Dedicated input pin |
| Pin 14 | INPUT β Dedicated input pin |
| Pin 15 | INPUT β Dedicated input pin |
| Pin 16 | INPUT β Dedicated input pin |
| Pin 17 | INPUT β Dedicated input pin |
| Pin 18 | INPUT β Dedicated input pin |
| Pin 19 | INPUT β Dedicated input pin |
| Pin 20 | INPUT β Dedicated input pin |
| Pin 21 | INPUT β Dedicated input pin |
| Pin 22 | INPUT β Dedicated input pin |
| Pin 23 | INPUT β Dedicated input pin |
| Pin 24 | INPUT β Dedicated input pin |
| Pin 25 | INPUT β Dedicated input pin |
| Pin 26 | INPUT β Dedicated input pin |
| Pin 27 | INPUT β Dedicated input pin |
| Pin 28 | GND β Ground |
| Pin 29 | I/O β Bidirectional I/O pin (macrocell assigned) |
| Pin 30 | I/O β Bidirectional I/O pin (macrocell assigned) |
| Pin 31 | I/O β Bidirectional I/O pin (macrocell assigned) |
| Pin 32 | I/O β Bidirectional I/O pin (macrocell assigned) |
| Pin 33 | I/O β Bidirectional I/O pin (macrocell assigned) |
| Pin 34 | I/O β Bidirectional I/O pin (macrocell assigned) |
| Pin 35 | I/O β Bidirectional I/O pin (macrocell assigned) |
| Pin 36 | I/O β Bidirectional I/O pin (macrocell assigned) |
| Pin 37 | I/O β Bidirectional I/O pin (macrocell assigned) |
| Pin 38 | I/O β Bidirectional I/O pin (macrocell assigned) |
| Pin 39 | I/O β Bidirectional I/O pin (macrocell assigned) |
| Pin 40 | I/O β Bidirectional I/O pin (macrocell assigned) |
| Pin 41 | I/O β Bidirectional I/O pin (macrocell assigned) |
| Pin 42 | I/O β Bidirectional I/O pin (macrocell assigned) |
| Pin 43 | I/O β Bidirectional I/O pin (macrocell assigned) |
| Pin 44 | I/O β Bidirectional I/O pin (macrocell assigned) |
| Pin 45 | I/O β Bidirectional I/O pin (macrocell assigned) |
| Pin 46 | I/O β Bidirectional I/O pin (macrocell assigned) |
| Pin 47 | I/O β Bidirectional I/O pin (macrocell assigned) |
| Pin 48 | I/O β Bidirectional I/O pin (macrocell assigned) |
| Pin 49 | I/O β Bidirectional I/O pin (macrocell assigned) |
| Pin 50 | I/O β Bidirectional I/O pin (macrocell assigned) |
| Pin 51 | I/O β Bidirectional I/O pin (macrocell assigned) |
| Pin 52 | I/O β Bidirectional I/O pin (macrocell assigned) |
| Pin 53 | I/O β Bidirectional I/O pin (macrocell assigned) |
| Pin 54 | I/O β Bidirectional I/O pin (macrocell assigned) |
| Pin 55 | I/O β Bidirectional I/O pin (macrocell assigned) |
| Pin 56 | I/O β Bidirectional I/O pin (macrocell assigned) |
| Pin 57 | I/O β Bidirectional I/O pin (macrocell assigned) |
| Pin 58 | I/O β Bidirectional I/O pin (macrocell assigned) |
| Pin 59 | I/O β Bidirectional I/O pin (macrocell assigned) |
| Pin 60 | I/O β Bidirectional I/O pin (macrocell assigned) |
| Pin 61 | I/O β Bidirectional I/O pin (macrocell assigned) |
| Pin 62 | I/O β Bidirectional I/O pin (macrocell assigned) |
| Pin 63 | I/O β Bidirectional I/O pin (macrocell assigned) |
| Pin 64 | I/O β Bidirectional I/O pin (macrocell assigned) |
| Pin 65 | I/O β Bidirectional I/O pin (macrocell assigned) |
| Pin 66 | I/O β Bidirectional I/O pin (macrocell assigned) |
| Pin 67 | I/O β Bidirectional I/O pin (macrocell assigned) |
| Pin 68 | I/O β Bidirectional I/O pin (macrocell assigned) |
| Pin 69 | I/O β Bidirectional I/O pin (macrocell assigned) |
| Pin 70 | I/O β Bidirectional I/O pin (macrocell assigned) |
| Pin 71 | I/O β Bidirectional I/O pin (macrocell assigned) |
| Pin 72 | I/O β Bidirectional I/O pin (macrocell assigned) |
| Pin 73 | GND β Ground |
| Pin 74 | VCC β 5V supply |
| Pin 75 | VCC β 5V supply |
| Pin 76 | I/O β Bidirectional I/O pin (macrocell assigned) |
| Pin 77 | I/O β Bidirectional I/O pin (macrocell assigned) |
| Pin 78 | I/O β Bidirectional I/O pin (macrocell assigned) |
| Pin 79 | I/O β Bidirectional I/O pin (macrocell assigned) |
| Pin 80 | I/O β Bidirectional I/O pin (macrocell assigned) |
| Pin 81 | I/O β Bidirectional I/O pin (macrocell assigned) |
| Pin 82 | I/O β Bidirectional I/O pin (macrocell assigned) |
| Pin 83 | I/O β Bidirectional I/O pin (macrocell assigned) |
| Pin 84 | I/O β Bidirectional I/O pin (macrocell assigned) |
| Pin 85 | I/O β Bidirectional I/O pin (macrocell assigned) |
| Pin 86 | I/O β Bidirectional I/O pin (macrocell assigned) |
| Pin 87 | I/O β Bidirectional I/O pin (macrocell assigned) |
| Pin 88 | I/O β Bidirectional I/O pin (macrocell assigned) |
| Pin 89 | I/O β Bidirectional I/O pin (macrocell assigned) |
| Pin 90 | I/O β Bidirectional I/O pin (macrocell assigned) |
| Pin 91 | I/O β Bidirectional I/O pin (macrocell assigned) |
| Pin 92 | I/O β Bidirectional I/O pin (macrocell assigned) |
| Pin 93 | I/O β Bidirectional I/O pin (macrocell assigned) |
| Pin 94 | I/O β Bidirectional I/O pin (macrocell assigned) |
| Pin 95 | I/O β Bidirectional I/O pin (macrocell assigned) |
| Pin 96 | I/O β Bidirectional I/O pin (macrocell assigned) |
| Pin 97 | I/O β Bidirectional I/O pin (macrocell assigned) |
| Pin 98 | I/O β Bidirectional I/O pin (macrocell assigned) |
| Pin 99 | I/O β Bidirectional I/O pin (macrocell assigned) |
| Pin 100 | I/O β Bidirectional I/O pin (macrocell assigned) |
Safe Operating Area (SOA) & Thermal Characteristics
No official SOA curve available for this digital IC. Always operate within absolute maximum ratings specified in the datasheet. Ensure adequate cooling and derate as needed.
Typical Applications
EPM5130WC-2 is suitable for 7 applications: Legacy 5V Industrial Control Logic, Microprocessor Bus Interface Glue Logic, State Machine Controllers, Address Decoding for Memory Systems, Aerospace and Defense Avionics (Legacy), Prototype Development and Design Iteration, Telecommunications Backplane Glue Logic.
Legacy 5V Industrial Control Logic
The EPM5130WC-2 is well-suited to legacy 5V industrial control boards that were designed around the original MAX 5000 family. With 128 macrocells and 48 user I/O lines, it replaces multiple 74LS/74HC discrete logic packages with a single programmable device, reducing PCB area and assembly cost. The 45 ns tPD is sufficient for control-plane tasks such as sensor multiplexing, motor-driver sequencing, and interlock logic at cycle times of several hundred nanoseconds. The 5V supply (4.75Vβ5.25V) matches existing 5V logic rails without level translation. Designers continuing to manufacture or repair legacy industrial systems find the WC-2 invaluable for sustaining equipment with no redesign budget.
Recommended
Microprocessor Bus Interface Glue Logic
With 19 dedicated inputs and 48 I/O lines, the EPM5130WC-2 can implement address decoding, chip-select generation, wait-state insertion, and bus arbitration between a microprocessor and peripherals. The deterministic 45 ns tPD makes it ideal for 8-bit and 16-bit bus cycles such as those used with 8051, 68k, or 8086-family microprocessors. The 100-pin CQFP provides ample I/O for memory-mapped peripherals and DMA control. The UV-erasable window enables rapid prototype iteration during bus-protocol bring-up. For new designs, consider Altera MAX 7000AE with in-system programmability for faster debug cycles.
Recommended
State Machine Controllers
Each EPM5130WC-2 macrocell includes a configurable flip-flop (D, T, JK, or SR) that can implement complex state machines across 128 cells, supporting controllers with 50+ states and combinational outputs. Deterministic 45 ns pin-to-pin delay simplifies worst-case timing analysis for safety-critical or real-time control loops. The 5V supply is compatible with TTL-level inputs, simplifying interface to legacy sensors and actuators. State machines for protocol handlers (UART, SPI bit-banging, custom serial protocols) are a common use case in industrial automation. The ceramic CQFP package provides excellent thermal performance and hermeticity for harsh environments.
Recommended
Address Decoding for Memory Systems
The EPM5130WC-2's 128 macrocells and 68 inputs provide ample capacity to decode addresses for memory-mapped systems with 16 or 24 address lines. With 45 ns tPD the device fits easily within typical microprocessor memory-access cycles (typically 100β250 ns). The 48 user I/O lines drive multiple chip-select outputs to SRAM, EPROM, ROM, and peripheral banks. UV-erasable programmability lets designers iterate on address maps quickly during prototype development. The 5V supply integrates seamlessly with TTL and CMOS 5V memory components. For higher-performance systems, the EPM5130WC-1 speed grade (30 ns) is a pin-compatible drop-in on the same PCB.
Recommended
Aerospace and Defense Avionics (Legacy)
The ceramic CQFP-100 (R-CQFP-G100) package of the EPM5130WC-2 provides hermetic sealing and a wide operating temperature tolerance suitable for aerospace and defense applications where Altera MAX 5000 parts were historically qualified. The UV-windowed ceramic package supports reprogramming for design updates during sustainment programs. With 128 macrocells, the device implements control logic, bus interfaces, and signal conditioning for legacy avionics platforms. Note that the EPM5130WC-2 is commercial-grade (0Β°C to 70Β°C); for full military temperature range (-55Β°C to +125Β°C), consider the EPM5130GM883B / EPM5130GI military variants in the same CQFP-100 footprint.
Recommended
Prototype Development and Design Iteration
The UV-erasable window of the EPM5130WC-2 allows engineers to erase and reprogram the device repeatedly during prototype development, making it well-suited to design iteration cycles. Each erase cycle uses 254 nm UV light at approximately 25 WΒ·s/cmΒ² dose, after which the part is fully reprogrammed via the Altera Logic Programmer using MAX+PLUS II. The 128-macrocell capacity supports substantial logic prototypes in a single chip, allowing designers to evaluate architecture decisions before committing to OTP or one-time-programmable variants. The ceramic CQFP package is robust to repeated handling during development. For production designs without UV erasure, consider one-time-programmable (OTP) variants or migrate to MAX 7000AE with in-system programmability.
Recommended
Telecommunications Backplane Glue Logic
The EPM5130WC-2's 68 inputs and 48 I/O lines support legacy telecommunications backplane designs that require address decoding, clock distribution, and protocol conversion across multiple line cards. The 45 ns tPD is appropriate for backplane speeds in the 10β25 MHz range common in telecom equipment from the 1990s and early 2000s. The 5V supply interfaces directly to TTL-level backplane transceivers. The ceramic CQFP package withstands the thermal cycling of telecom central-office environments. The deterministic timing simplifies worst-case timing analysis required by telecom standards. New designs should consider MAX 7000AE or MAX V CPLDs with 3.3V core and improved I/O support.
Recommended
Recommended Products Summary
Engineering reference data for EPM5130WC-2 β comparison, design guidance, and compliance information.
Selection Guide
Comparison with Alternatives
| Parameter | This Product | EPM5130WC-1 | EPM5130WC-1AA | EPM5130WC | EPM5130QC-1 |
|---|---|---|---|---|---|
| Package | CQFP-100 (R-CQFP-G100), ceramic windowed | CQFP-100 (R-CQFP-G100) - same | CQFP-100 (R-CQFP-G100) - same | CQFP-100 (R-CQFP-G100) - same | CQFP-100 (R-CQFP-G100) - same |
| Brand | Altera | Altera - same | Altera - same | Altera - same | Altera - same |
| Macrocell Count | 128 | 128 | 128 | 128 | 128 |
| Propagation Delay (tPD) | 45 ns (-2 speed grade) | 30 ns (-1 speed grade, faster) | 30 ns (-1 speed grade, faster) | unspecified (default grade) | 30 ns (-1 speed grade, faster) |
| Supply Voltage | 4.75V to 5.25V | 4.75V to 5.25V | 4.75V to 5.25V | 4.75V to 5.25V | 4.75V to 5.25V |
| Dedicated Inputs | 19 | 19 | 19 | 19 | 19 |
| User I/O Lines | 48 | 48 | 48 | 48 | 48 |
| Configuration Memory | UV-erasable CMOS EEPROM | UV-erasable CMOS EEPROM | UV-erasable CMOS EEPROM | UV-erasable CMOS EEPROM | UV-erasable CMOS EEPROM |
| Lifecycle Status | Obsolete | Obsolete | Obsolete | Obsolete | Obsolete |
| Operating Temperature | 0Β°C to 70Β°C (commercial) | 0Β°C to 70Β°C | 0Β°C to 70Β°C | 0Β°C to 70Β°C | 0Β°C to 70Β°C |
Key Differentiators
- Faster speed grade option in same package (vs EPM5130WC-1)
- UV-erasable window for design iteration (vs EPM5130JC-1 (OTP ceramic))
- High macrocell density for MAX 5000 family (vs EPM5064 (smaller MAX 5000 member))
- Commercial temperature grade at lower cost (vs EPM5130GM883B (military grade))
Design Notes
The EPM5130WC-2 is in obsolete lifecycle status - design new products around MAX 7000AE, MAX II, or MAX V CPLDs with in-system programmability. For sustaining legacy boards, plan a last-time-buy strategy and verify the ceramic CQFP-100 land pattern matches your PCB footprint. The UV-windowed ceramic package requires careful handling; protect the quartz window from scratches and contamination that would block erasure. Programming requires the legacy Altera Logic Programmer (PLE-3 or equivalent) using MAX+PLUS II software - this tool chain is no longer supported by Intel FPGA. New designs should not depend on EPM5130WC-2 availability beyond legacy inventory.
Estimated: at static 5V supply and CMOS quiescent state, the EPM5130WC-2 typically consumes less than 200 mW with all outputs unloaded; output switching adds dynamic current proportional to frequency and load capacitance. The ceramic CQFP-100 package provides excellent thermal conductivity; however, for continuous high-frequency switching (above 25 MHz), verify junction temperature against the 0Β°C to 70Β°C commercial range. The hermetic ceramic package is suitable for sealed-environment applications where plastic packages would outgas.
The 100-terminal CQFP (R-CQFP-G100) with 0.650 mm terminal pitch requires a fine-pitch PCB land pattern. Follow Altera's recommended footprint with solder mask defined pads (SMD) for reliable solder joint formation. Place at least one 0.1 Β΅F decoupling capacitor near each VCC pin pair (74, 75) and a bulk 10 Β΅F tantalum or ceramic capacitor on the 5V supply rail. Keep programming pin traces short and isolated from high-speed signal traces to avoid coupling during JTAG/programming operations.
Route dedicated inputs (19 pins) and I/O lines (48 pins) with controlled impedance if switching above 10 MHz; for slower control logic at 1-5 MHz, standard 50 Ξ© traces are adequate. Keep I/O lines assigned to high-drive outputs physically separated from sensitive input traces. The CQFP package has ground pins at 28 and 73 - connect both to a low-impedance ground plane for supply decoupling and EMI suppression. For UV erasure compatibility, leave the package top window accessible (do not place components or heatsinks directly over the ceramic window).
Compliance Information
RoHS, REACH, lead-free, halogen-free, and conflict-mineral compliance status not specified in the provided data. The EPM5130WC-2 is an obsolete commercial-grade ceramic package PLD; lead-free and RoHS compliance is unlikely given the legacy era (introduced ~late 1980s) and ceramic package construction. AEC-Q100 not applicable (this is a programmable logic device, not an automotive-grade analog IC). For verified compliance data, contact Intel FPGA (formerly Altera) directly or check the original MAX 5000 datasheet addendum.
